

Security Target Lite

M5072 **including optional Software Libraries** **RSA-EC-SCL**

According to Common Criteria CCv3.1 EAL5 **augmented (EAL5+)**

Version: 2.7.7

Date: 2017-07-11

Author: Jürgen Noller, Rainer Urian

1	Security Target Introduction (ASE_INT)	4
1.1	Security Target and Target of Evaluation Reference	4
1.2	Target of Evaluation overview	8
2	Target of Evaluation Description	11
2.1	Definition of the TOE	11
2.1.1	Hardware of the TOE	12
2.1.2	Firmware of the TOE	15
2.1.3	Optional software of the TOE	15
2.1.4	Interfaces of the TOE	16
2.1.5	Guidance documentation	17
2.1.6	Forms of delivery	17
2.1.7	Production sites	18
2.1.8	TOE Configuration	18
2.1.9	TOE initialization with Customer Software	19
3	Conformance Claims (ASE_CCL)	21
3.1	CC Conformance Claim	21
3.2	PP Claim	21
3.3	Package Claim	21
3.4	Conformance Rationale	22
3.5	Application Notes	23
4	Security Problem Definition (ASE_SPD)	24
4.1	Threats	24
4.1.1	Additional Threat due to TOE specific Functionality	24
4.1.2	Assets regarding the Threats	25
4.2	Organizational Security Policies	25
4.2.1	Augmented Organizational Security Policy	26
4.3	Assumptions	26
4.3.1	Augmented Assumptions	28
5	Security objectives (ASE_OBJ)	29
5.1	Security objectives for the TOE	29
5.2	Security Objectives for the development and operational Environment	30
5.2.1	Clarification of “Usage of Hardware Platform (OE.Plat-Appl)”	30
5.2.2	Clarification of “Treatment of User Data (OE.Resp-Appl)”	30
5.2.3	Clarification of “Protection during Composite product manufacturing (OE.Process-Sec-IC)”	31
5.3	Security Objectives Rationale	31
6	Extended Component Definition (ASE_ECD)	33
6.1	“Subset TOE security testing (FPT_TST)”	33
6.2	Definition of FPT_TST.2	33
6.3	TSF self test (FPT_TST)	34
6.4	Family “Generation of Random Numbers (FCS_RNG)”	34
6.5	Definition of FCS_RNG.1	34
7	Security Requirements (ASE_REQ)	36
7.1	TOE Security Functional Requirements	36
7.1.1	Extended Components FCS_RNG.1 and FAU_SAS.1	37
7.1.1.1	FCS_RNG	37
7.1.1.2	FAU_SAS	38
7.1.2	Subset of TOE testing	38
7.2	Memory access control	39
7.2.1	Memory Access Control Policy	39
7.3	Support of Cipher Schemes	43

7.3.1	Triple-DES Operation	45
7.3.2	AES Operation.....	46
7.3.3	Rivest-Shamir-Adleman (RSA) operation.....	47
7.3.4	Rivest-Shamir-Adleman (RSA) key generation	48
7.3.5	Elliptic Curve DSA (ECDSA) operation	48
7.3.6	Elliptic Curve (EC) key generation	49
7.3.7	Elliptic Curve Diffie-Hellman (ECDH) key agreement.....	50
7.3.8	Data Integrity	51
7.4	TOE Security Assurance Requirements	52
7.4.1	Refinements	53
7.5	Security Requirements Rationale	53
7.5.1	Rationale for the Security Functional Requirements	53
7.5.1.1	Dependencies of Security Functional Requirements	56
7.5.2	Rationale of the Assurance Requirements.....	59
8	TOE Summary Specification (ASE_TSS)	61
8.1	SF_DPM: Device Phase Management	61
8.2	SF_PS: Protection against Snooping	62
8.3	SF_PMA: Protection against Modifying Attacks.....	63
8.4	SF_PLA: Protection against Logical Attacks.....	64
8.5	SF_CS: Cryptographic Support	64
8.5.1	3DES encryption.....	64
8.5.2	AES encryption.....	65
8.5.3	RSA.....	65
8.5.3.1	Encryption, Decryption, Signature Generation and Verification	65
8.5.3.2	Asymmetric Key Generation.....	66
8.5.4	Elliptic Curves.....	66
8.5.4.1	Signature Generation and Verification.....	66
8.5.4.2	Asymmetric Key Generation.....	67
8.5.4.3	Asymmetric Key Agreement.....	68
8.5.5	Toolbox Library	68
8.5.6	Asymmetric Base Library	68
8.5.7	Symmetric Crypto Library (SCL)	68
8.5.8	TRNG	68
8.6	Assignment of Security Functional Requirements to TOE's Security Functionality	69
8.7	Security Requirements are internally Consistent	70
9	References.....	71
10	List of Abbreviations.....	73
11	Glossary.....	75
	Revision History	76

1 **1 Security Target Introduction (ASE_INT)**

2 **1.1 Security Target and Target of Evaluation Reference**

3 The title of this document is “Security Target Lite”.

4 This Security Target comprises the Infineon Technologies Smart Card IC (Security Controller) **M5072**
5 with optional RSA v1.03.006/v2.06.003, EC v1.03.006/ v2.06.003, Toolbox v1.03.006/ v2.06.003, SCL
6 v2.02.010 libraries with specific IC dedicated software.

7 The Target of Evaluation (TOE) is an Infineon smart card IC (Security Controller) **M5072** including
8 optional software libraries RSA–EC-SCL. The design step is G11.

9 The Security Target is based on the Protection Profile “Smartcard IC Platform Protection Profile” [1].

10 The Protection Profile and the Security Target are built in compliance with Common Criteria v3.1.

11 The ST takes into account all relevant current final interpretations.

1

2

Table 1 Identification

Type	Version	Date	Registration
Security Target	2.7.7	2017-07-11	M5072
Target of Evaluation	G11		M5072 with Firmware Identifier 80001141 or 80001144 or 80001145 and Management of Mifare-compatible Cards 01.03.0927 (optional) and Management of Mifare-compatible Cards 01.04.1275 (optional) and Mifare-compatible Reader Mode Support 01.02.0800 (optional) and RSA2048 V1.03.006 (optional) and RSA2048 V2.06.003 (optional) and RSA4096 V1.03.006 (optional) and RSA4096 V2.06.003 (optional) and EC V1.03.006 (optional) and EC V2.06.003 (optional) and Toolbox V1.03.006 (optional) and Toolbox V2.06.003 (optional) and SCL (optional) v2.02.010 and Guidance documentation
Guidance Documentation	Revision 1.2	2014-04-09	SLE97 M5072 Hardware Reference Manual
	ID021310	2010-02-12	ARMv7-M Architecture Reference Manual, ARM DDI 0403D ID021310, ARM Limited
	Rev. 3.2	2015-07-03	SLE97 Programmer's Reference Manual
	Edition Aug. 10, 2014	2014-08-10	SLE97 / SLC14 Family Production and Personalization User's Manual
	Edition 2017-06-30	2017-06-30	M5072 Security Guidelines User's Manual
	Rev.3.0	2016-11-28	M5072 Errata Sheet
	V1.03.006 with errata sheet	2017-05-10	SLE97 Asymmetric Crypto Library for Crypto@2304T RSA/ECC/Toolbox
	V2.06.003 with errata sheet v2.02.010	2017-05-10 2016-12-09	User Interface (optional) CL97 Asymmetric Crypto Library for Crypto@2304T

			RSA / ECC / Toolbox User Interface (optional) SCL97 Symmetric Crypto Library for SCPv3 DES/AES 32-bit Security Controller User Interface (optional)
Protection Profile	1.0	2007-06-15	Security IC Platform Protection Profile BSI-PP-0035 The cert-id BSI-CC-PP-0035-2007 refers to the corresponding certification report.
Common Criteria	3.1 Revision 4	2012-09	Common Criteria for Information Technology Security Evaluation Part 1: Introduction and general model CCMB-2012-09-001 Part 2: Security functional requirements CCMB-2012-09-002 Part 3: Security Assurance Components CCMB-2012-09-003

1
2 This TOE is represented by a number of various products. They all differentiate by various configuration
3 possibilities, done either by Infineon settings during production or, after delivery, by means of blocking at
4 customer premises. Despite these variation possibilities, all products are derived from the equal
5 hardware design results, the M5072 G11.

6
7 The TOE can be identified with the Generic Chip Identification Mode (GCIM). The M-number hardware is
8 identified by the bytes 05 and 06, which are the first two bytes of the chip identification number, having
9 for M5072 always the hexadecimal value of 0x0015, the design step, firmware identifier, mask identifier,
10 temperature range and system frequency are also included in the GCIM. Additionally the customer can
11 read the configuration area as defined in the SLE97 Programmer's Reference Manual [11].

12
13 **Remark 1:**

14 The derivatives of the TOE produced in the factory TSMC coming with the additional top layer on board
15 (WLB) are managed with the same design step. These derivatives output a G11 in the GCIM for WLB
16 derivate. All other identification options, i.e. the various metal option identifiers of the GCIM remain
17 unchanged.

18 All products are identical from module design and layout, but may include further package options
19 require flexibility in design and could also depend on user requirements. In these cases one or more
20 additional metal layer may be added on top of one of the TOE mask set. These additional metal layers,
21 it could also be more than one, just reroute the pads. Therefore, this last rerouting on top does not
22 change the function of the TOE itself and is depending on the package only. These top metal layers are
23 flexible in design, could depend also on user requirements and are of course not relevant for the security
24 of the TOE. For these reasons, the metal layers are out the scope of the certification and do not belong
25 to the TOE. Of course, in all cases passivation and isolation coating is applied on top of the last layers
26 carrying wires. Further clear declaration and overview is given in chapter 2.1 Definition of the TOE.

27 Despite all these options and the resulting flexibility, all differences are comparable to the scenario
28 where for example someone takes a piece of wire and reconnects the pads of the TOE using a soldering
29 bolt. This does not change anything on the TOE security or security policy.

30 To each of the TOE relevant optional different mask set variants, an individual value is assigned, which
31 is part of the data output of the Generic Chip Identification Mode (GCIM). By that the various hardware
32 mask sets can be clearly identified and differentiated by the GCIM output. The interpretation of the
33 output GCIM data is clearly explained in the user guidance, Hardware Reference Manual [7].

34 There are no other differences between the mask sets the TOE is produced with, and all these changes
35 have no impact on the TOEs security policies and related functions. Details are explained in the user
36 guidance SLE97 M5072 Hardware Reference Manual [7] and in the M5072 Errata Sheet [12].

- 1 In addition to these hardware differences, the M5072 allows a maximum of configuration possibilities
- 2 defined by the customer order following the market needs. A detailed description of the TOE
- 3 configuration possibilities is given in chapter 2.1.8 TOE Configuration.
- 4

1.2 Target of Evaluation overview

The TOE comprises the Infineon Technologies AG security controller M5072 with specific IC dedicated software and optional RSA, EC and Toolbox libraries.

The TOE is a member of the Infineon Technologies AG security controller family SLE97 meeting high requirements in terms of performance and security. The SLE97 family has been developed with a modular concept and different memory configurations, sets of peripherals and interfaces as well as different security features to satisfy market requirements. A summary product description is given in this Security Target (ST).

The TOE offers all functions that are required and useful in security systems, and integrated peripherals that are needed in high-end chipcard applications, such as embedded security, NFC and Mobile Payment.

The TOE implements a dedicated security 32-bit RISC CPU designed on the basis of the ARMv7_M architecture designed in 90 nm CMOS technology. The integrated peripheral combine enhanced performance and optimized power consumption for a minimized die size to make the SLE97 controllers ideal for chipcard applications. The TOE offer a wide range of peripherals, including a UART (using the ISO interface), four timers, two watchdogs, a CRC module, a true RNG (TRNG), coprocessors for symmetric (e.g. DES, AES) and asymmetric (e.g. RSA, EC) cryptographic algorithms. Additionally a range of communication interfaces, such as GPIO, I2C, SWP, USB, SSC/SPI and a Mifare-compatible Interface are offered to provide maximum flexibility in terms of simultaneously communication ability.

The TOE provides a real 32-bit CPU-architecture and is compatible to the ARMv7-M instruction set architecture. The major components of the core system are the 32-bit CPU as a variant of the ARM Secure Core SC300, the Cache system, the Memory Protection Unit and the Memory Encryption/Decryption Unit. The TOE implements a full 32-bit addressing with up to 4 GByte linear addressable memory space, a simple scalable memory management concept and a scalable stack size. The flexible memory concept is built on the non volatile memory, respectively SOLID FLASH™ NVM¹. For the SOLID FLASH™ NVM the Unified Channel Programming (UCP) memory technology is used. The TOE provides the low-level firmware components Boot Software (BOS) and Resource Management System (RMS) and the high-level firmware Flash Loader (FL) and Mifare-compatible software. The RMS firmware providing some functionality via an API to the Smartcard Embedded Software contains for example SOLID FLASH™ NVM service routines and functionality for the tearing save write into the SOLID FLASH™ NVM. The BOS firmware (BOS-V1 and BOS-V2) is used for test purposes during start-up and the FL allows downloading of user software to the NVM during the manufacturing process. The BOS is implemented in a separated Test-ROM being part of the TOE. For the TOE two different versions of the BOS are provided (BOS-V1 and BOS-V2). The version BOS-V1 (Firmware Identifier 80001141 and 80001145) executes the UMSLC test during the startup phase, the version BOS-V2 (Firmware Identifier 80001144) does not execute the UMSLC test during the startup phase to short the time duration of the startup phase. The Mifare-compatible software includes support for the optional Management of Mifare-compatible Cards as well as support to ease the implementation of the optional Mifare-compatible Reader Mode Support functionality.

The two cryptographic co-processors serve the need of modern cryptography: The symmetric co-processor (SCP) combines both AES and Triple-DES with dual-key or triple-key hardware acceleration. The Asymmetric Crypto Co-processor, called Crypto2304T in the following, supports RSA-2048 bit (4096-bit with CRT) and Elliptic Curve (EC) cryptography with high performance.

A True Random Number Generator (TRNG) specially designed for smart card applications is implemented. The TRNG fulfils the requirements from the functionality class PTG.2 of the AIS31 and produces genuine random numbers which then can be used internally or by the user software.

The software part of the TOE consists of the cryptographic libraries RSA and EC and the supporting Toolbox and asymmetric Base library and the optional Symmetric Crypto Library (SCL). If the RSA or EC or Toolbox library is part of the shipment, the asymmetric Base library is automatically included.

¹ SOLID FLASH™ is an Infineon Trade Mark and stands for the Infineon EEPROM working as Flash memory. The abbreviation NVM is short for Non Volatile Memory.

1 The RSA library is used to provide a high-level interface to RSA (Rivest, Shamir, Adleman) cryptography
2 implemented on the hardware component Crypto2304T and includes countermeasures against SPA,
3 DPA and DFA attacks. The routines are used for the generation of RSA key pairs¹, RSA signature
4 verification, RSA signature generation and RSA modulus recalculation. The hardware Crypto2304T unit
5 provides the basic long number calculations (add, subtract, multiply, square with 1100 bit numbers) with
6 high performance. The RSA library is delivered as object code. The RSA library can perform RSA
7 operations from 512 to 4096 bits. Following the BSI² recommendations, key lengths below 1976 bits are
8 not included in the certificate.

9 The EC library is used to provide a high-level interface to Elliptic Curve cryptography implemented on the
10 hardware component Crypto2304T and includes countermeasures against SPA, DPA and DFA attacks.
11 The routines are used for ECDSA signature generation, ECDSA signature certification, ECDSA key
12 generation and Elliptic Curve Diffie-Hellman key agreement. The EC library is delivered as object code.
13 The certification covers the standard NIST [DSS] and Brainpool [ECC] Elliptic Curves with key lengths of
14 160, 163, 192, 224, 233, 256, 283, 320, 384, 409, 512 or 521 Bits, due to national AIS32 regulations by
15 the BSI. Note that there are numerous other curve types, being also secure in terms of side channel
16 attacks on this TOE, which can the user optionally add in the composition certification process.

17 The Toolbox library does not provide cryptographic support or additional security functionality as it
18 provides only the following basic long integer arithmetic and modular functions in software, supported by
19 the cryptographic coprocessor: Addition, subtraction, division, multiplication, comparison, reduction,
20 modular addition, modular subtraction, modular multiplication, modular inversion and modular
21 exponentiation. No security relevant policy, mechanism or function is supported. The toolbox library is
22 deemed for software developers as support for simplified implementation of long integer and modular
23 arithmetic operations.

24 The asymmetric Base library provides the low level interface to the asymmetric cryptographic
25 coprocessor and has no user available interface. The asymmetric Base library does not provide any
26 security functionality, implements no security mechanisms and does not contribute to a security
27 functional requirement.

28 The Symmetric Crypto library (SCL) is used to provide a high level interface to DES/3TDES and AES
29 symmetric cryptographic operations. It uses the SCP of the underlying hardware but implements also
30 countermeasures against all known weaknesses of the SCP (e.g. dummy calculations and block
31 repetitions). The symmetric crypto library consists of three C-library files Cipher.lib, AES.lib and DES.lib.
32 Those library files will not be distributed individually. Therefore we call those three library files simply the
33 Symmetric Crypto Library (SCL)

34 The cryptographic libraries RSA and EC, the Toolbox library and the SCL are delivery options. If one of
35 the libraries RSA, EC or Toolbox is delivered, the asymmetric Base library is automatically part of it. In
36 the case of deselecting one or several of these libraries the TOE does not provide the corresponding
37 functionality for additional specific security functionality Rivest-Shamir-Adleman Cryptography (RSA)
38 and/or Elliptic Curve cryptography (EC).

39 To fulfill the high security standards for smartcards today and also in the future, this TOE utilizes an
40 integral security concept comprising countermeasure mechanisms specially designed against possible
41 attack scenarios. The TOE provide a robust set of sensors for the purpose of monitoring proper chip
42 operating conditions and detecting fault attack scenarios. The sensors are complemented with digital
43 error detection mechanisms such as parities, error detection codes and instruction stream signatures.
44 Probing and forcing attacks will be counteracted by the security optimized wiring approach, implemented
45 by an Infineon-specific shielding combined with secure wiring of security critical signals, partly masking
46 of security critical signals and by encryption of all memories inside the chip (RAM, ROM, NVM). A
47 decentralized alarm propagation and system deactivation principle is implemented, further decreasing

¹ Generation of RSA key pairs is only provided by version 2.06.003 of the library

² Bundesamt für Sicherheit in der Informationstechnik (BSI) is the German Federal Office for Information Security

1 the risk of manipulating and tampering. Additionally, an online check of the security mechanisms is
2 available by using the User Mode Security Life Control (UMSLC). Side-channel attacks (e.g. Timing
3 Attack, SPA, DPA, EMA) are typically defeated using a combination of hardware and software
4 mechanisms, for this the TOE provides several supporting features e.g. trash register writes and
5 instruction interrupt prevention. The Instruction Stream Signature Checking (ISS) is a powerful
6 countermeasure against fault attacks that try to manipulate the execution sequence of the instruction
7 stream. All executed instructions are hashed in the CPUs signature register and the hardware
8 automatically checks the fitting of the values.

9 In this security target the TOE is described and a summary specification is given. The security
10 environment of the TOE during its different phases of the lifecycle is defined. The assets are identified
11 which have to be protected through the security policy. The threats against these assets are described.
12 The security objectives and the security policy are defined, as well as the security requirements. These
13 security requirements are built up of the security functional requirements as part of the security policy
14 and the security assurance requirements. These are the steps during the evaluation and certification
15 showing that the TOE meets the targeted requirements. In addition, the functionality of the TOE
16 matching the requirements is described.

17 The assets, threats, security objectives and the security functional requirements are defined in this
18 Security Target and in [1] and are referenced here. These requirements build up a minimal standard
19 common for all Smartcards.

20 The security functions are defined here in the security target as property of this specific TOE. Here it is
21 shown how this specific TOE fulfils the requirements for the standard defined in the Protection Profile [1].

22 The user software can be implemented in various options depending on the user's choice and described
23 in chapter 2.1.8. Thereby the user software can be implemented the NVM or coming without user
24 software. In the latter case, the user downloads his entire software on his own using the Flash Loader
25 software.

26
27 The TOE uses also Special Function Registers SFR. These SFR registers are used for general purposes
28 and chip configuration. These registers are located in the SOLID FLASH™ NVM as configuration area
29 page.

30 A shielding algorithm finishes the upper layers above security critical signals and wires, finally providing
31 the so called "security optimized wiring".

32 The TOE with its integrated security features meets the requirements of all smart card applications such
33 as information integrity, access control, mobile telephone and identification, as well as uses in electronic
34 funds transfer and healthcare systems.

35 To sum up, the TOE is a powerful smart card IC with a large amount of memory and special peripheral
36 devices with improved performance, optimized power consumption, at minimal chip size while
37 implementing high security.

2 Target of Evaluation Description

The TOE description helps to understand the specific security environment and the security policy. In this context the assets, threats, security objectives and security functional requirements can be employed. The following is a more detailed description of the TOE than in [1] as it belongs to the specific TOE.

2.1 Definition of the TOE

The TOE comprises three parts:

- Hardware of the smart card security controller including all configurations and derivatives
- Associated firmware, software and optional software
- Documents.

The hardware configuration options and configuration methods are described in the chapters 1.1 and 2.1.8. The second part of this TOE includes the associated firmware and software required for operation. The TOE can be delivered in various configurations, achieved by means of blocking and depending on the customer order.

The documents as described in section 2.1.5 and listed in Table 1, are supplied as user guidance. All product derivatives of this TOE, including all configuration possibilities differentiated by the GCIM data and the configuration information output, are manufactured by Infineon Technologies AG. In the following descriptions, the term “manufacturer” stands short for Infineon Technologies AG, the manufacturer of the TOE. The Smartcard Embedded Software respectively user software is not part of the TOE. New configurations can occur at any time depending on the user blocking or by different configurations applied by the manufacturer. In any case the user is able to clearly identify the TOE hardware, its configuration and proof the validity of the certificate independently, meaning without involving the manufacturer. The various blocking options, as well as the means used for the blocking, are done during the manufacturing process or at user premises. Entirely all means of blocking and the for the blocking involved firmware respectively software parts, used at Infineon Technologies AG and/or the user premises, are subject of the evaluation. All resulting configurations of a TOE derivative are subject of the certificate. All resulting configurations are either at the predefined limits or within the predefined configuration ranges.

One or more additional metal layer may be added on top of one of the TOE mask set. These additional metal layers, it could also be more than one, just reroute the pads. Therefore, this last rerouting on top does not change the function of the TOE itself and is depending on the package only, and are not relevant for the security of the TOE. For these reasons, the metal layers are out the scope of the certification and do not belong to the TOE. Of course, in all cases passivation and isolation coating is applied on top of the last layers carrying wires.

The firmware used for the TOE internal testing and TOE operation, the firmware and software parts exclusively used for the blocking, the parts of the firmware and software required for cryptographic support are part of the TOE and therefore part of the certification. The documents as described in chapter 2.1.5 are supplied as user guidance.

Not part of the TOE and not part of the certification are:

- the Smartcard Embedded Software respectively user software, and
- the piece of software running at user premises and collecting the BPU receipts coming from the TOE. This BPU software part is the commercially deemed part of the BPU software, not running on the TOE, but allowing refunding the customer, based on the collected user blocking information. The receipt from each blocked TOE is collected by this software – chip by chip.

1 **2.1.1 Hardware of the TOE**

2 The hardware part of the TOE (see Figure 1) as defined in [1] is comprised of:

3 Core System

- 4 • 32-bit CPU implementation of ARM Secure Core SC300 based on ARMv7-M Instruction set
5 architecture including the Instruction Stream Signature Checking (ISS)
6 • CACHE for code and data buffering
7 • Memory Encryption/Decryption Unit (MED) and Error Detection Unit
8 • Memory Protection Unit (MPU)
9 • Nested Vectored Interrupt Controller (NVIC)

10

11 Memories

- 12 • Read-Only Memory (ROM, for internal firmware)
13 • Random Access Memory (RAM)
14 • SOLID FLASH™ NVM memory (NVM)

15 Note that the TOE has implemented a SOLID FLASH™ NVM memory module. Parts of this memory
16 module are configured to work as an EEPROM.

17

18 Peripherals

- 19 • Universal Asynchronous Receiver/Transmitter (UART)
20 • Single-Wire Protocol (SWP) with Mifare-compatible interface
21 • Inter Integrated Circuit (I2C) interface
22 • General Purpose Input Output (GPIO)
23 • Synchronous Serial Communication (SSC) which provides the
24 Serial Peripheral Interface (SPI)
25 • Universal Serial Bus (USB) interface
26 • Standard ISO Interface (PAD)
27 • True Random Number Generator (TRNG)
28 • Timers and Watchdog including a checkpoint register (T&W)
29 • System Module (SYS)
30 • Clock Unit (CLK)

31

32 Coprocessors

- 33 • Crypto2304T co-processor for asymmetric algorithms like RSA and EC (Crypto, optional)
34 • Symmetric Crypto co-processor for 3DES and AES Standards (SCP, optional)
35 • Checksum module (CRC)


36

37 Analog Module (ANA)

- 38 • Glitch Sensor
39 • Temperature Sensor
40 • Backside Light Detector
41 • User Mode Security Life Control (UMSLC)

Buses

- Memory Bus
- Peripheral Bus



7	Core	Core System	ROM	Read Only Memory
8	NVM	SOLID FLASH™ NVM	RAM	Random Access Memory
9	CLK	Clock Unit	SYS	System Module
10	Crypto	Crypto2304T	SCP	Symmetric Crypto Processor
11	CRC	Cyclic Redundancy Check	TRNG	True Random Number Generator
12	T&W	Timer and Watchdog	UART	UART
13	I2C	Inter Integrated Circuit	GPIO	General Purpose IO
14	SSC	Synchronous Serial Communication	SWP	Single Wire Protocol
15	USB	Universal Serial Bus	ANA	Analog Units
16	ISO	Standard ISO Interface		

Figure 1 Block diagram of the TOE

The TOE consists of smart card ICs (Security Controllers) meeting high requirements in terms of performance and security. They are manufactured by Infineon Technologies AG in a 90 nm CMOS-technology (L90). This TOE is intended to be used in smart cards for particularly security-relevant applications and for its previous use as developing platform for smart card operating systems according to the lifecycle model from [1]

The term Smartcard Embedded Software is used in the following for all operating systems and applications stored and executed on the TOE. The TOE is the platform for the Smartcard Embedded Software. The Smartcard Embedded Software itself is not part of the TOE.

1 The TOE consists of a core system, memories, co-processors, security peripherals, control logic and
2 peripherals. The major components of the core system are the 32-bit CPU (Central Processing Unit), the
3 MPU (Memory Protection Unit), the MED (Memory Encryption/Decryption Unit), the Nested Vectored
4 Interrupt Controller (NVIC), the Instruction Stream Signature Checking (ISS) and the Cache system. The
5 TOE contains the co-processors for RSA/EC (Crypto2304T) and DES/AES (SCP) processing, a CRC
6 module and the peripherals random number generator, four timers and two watchdog timers and several
7 external interface services. All data of the memory block is encrypted, RAM and ROM are equipped with
8 an error detection code (EDC) and the SOLID FLASH™ NVM is equipped in addition with an error
9 correction code (ECC).

10 The memories are connected to the Core with the Memory Bus and the peripherals are connected with
11 the Peripheral Bus.

12 The Analog Modules (ANA) serve for operation within the specified range and manage the alarms. A set
13 of sensors (temperature sensor, backside light detector, glitch sensor) is used to detect excessive
14 deviations from the specified operational range and serve for robustness of the TOE and the UMSLC
15 function can be used to test the alarm lines.

16 The CPU is compatible with the instruction set of the ARMv7_M architecture. Despite its compatibility the
17 CPU implementation is entirely proprietary and not standard.

18 The CPU accesses the memory via the integrated Memory Encryption and Decryption unit (MED). The
19 memory model of the TOE provides two distinct, independent levels. Additionally up to eight regions can
20 be defined with different access rights controlled by the Memory Protection Unit (MPU). Errors in RAM
21 and ROM are automatically detected (EDC, Error Detection Code), in terms of the SOLID FLASH™
22 NVM errors are detected and 1-Bit-errors are also corrected (ECC, Error Correction Code).

23 The controller of this TOE stores both code and data in a linear 4-GByte memory space, allowing direct
24 access without the need to swap memory segments in and out of memory using a memory protection
25 unit.

26 The CACHE is a high-speed memory-buffer located between the CPU and the (external) main memories
27 holding a copy of some of the memory contents to enable access, which is considerably faster than
28 retrieving the information from the main memory. In addition to its fast access speed, the CACHE also
29 consumes less power than the main memories. The CACHE is equipped with a integrity check to verify
30 the contents of the cache memories.

31 A True Random Number Generator (TRNG) specially designed for smart card applications is
32 implemented. The TRNG fulfils the requirements from the functionality class PTG.2 of the AIS31 and
33 produces genuine random numbers which then can be used internally or by the user software.

34 The implemented sleep mode logic (clock stop mode per ISO/IEC 7816-3) is used to reduce the overall
35 power consumption. The timers permits easy implementation of communication protocols such as T=1
36 and all other time-critical operations. The UART-controlled I/O interface allows the smart card controller
37 and the terminal interface to be operated independently.

38 The Clock Unit (CLKU) supplies the clocks for all components of the TOE. It generates the system clock
39 and an approximately 1MHz clock for the timers. The 1MHz clock is derived from an internal oscillator,
40 while the system clock may either be based on the internal oscillator clock (internal clock mode) or on an
41 external clock (external clock mode). Additionally a sleep mode is available. When operating in the
42 internal clock mode the system frequency can be configured by the user software combined with the
43 current limitation functionality. In the external clock mode the clock is derived from the external clock and
44 a parameter with the range of 1 to 8. The system frequency may be 1 up to 8 times the externally applied
45 frequency but is of course limited to the maximum system frequency and can be combined with the
46 current limitation function.

47 Two co-processors for cryptographic operations are implemented on the TOE. The Crypto2304T for
48 calculation of asymmetric algorithms like RSA and Elliptic Curve (EC) and the Symmetric Cryptographic
49 Processor (SCP) for dual-key or triple-key triple-DES and AES calculations. These co-processors are
50 especially designed for smart card applications with respect to the security and power consumption. The

1 SCP module computes the complete DES algorithm within a few clock cycles and is especially designed
2 to counter attacks like DPA, EMA and DFA. The Crypto2304T module provides basic functions for the
3 implementation of RSA and EC cryptographic libraries.

4 Note that this TOE can be delivered with both crypto co-processors accessible, or with a blocked SCP or
5 with a blocked Crypto2304T, or with both crypto co-processors blocked. The blocking depends on the
6 customer demands prior to the production of the hardware. No accessibility of the deselected
7 cryptographic co-processors is without impact on any other security policy of the TOE; it is exactly
8 equivalent to the situation where the user decides just not to use the cryptographic co-processors.

9 The cyclic redundancy check (CRC) module is a 16-bit checksum generator, which shall not be used for
10 security-critical data. The TOE includes two timer modules each with two 16-bit general purpose timers.
11 The timer module can be used also as watchdog timer to monitor system operation for possible timeouts
12 and to check the correct order of operation.

13 An Interface Management module, located in the System Module (SYS), provides the TOE with the
14 possibility to maintain two or more data interfaces simultaneously. The TOE is provided with, dependent
15 on the configuration, different peripherals and interfaces as the Universal Serial Bus (USB), the SWP
16 Slave Peripheral (SWP), the Synchronous Serial Communication (SSC), which provides the serial
17 Peripheral Interface (SPI), the GPIO module (GPIO), the Inter-Integrated Circuit Module (I2C) and the
18 Standard ISO Interface (PAD) to satisfy the different market requirements.

20 2.1.2 Firmware of the TOE

21 **The entire firmware and software of the TOE consists of different parts:**

22 The BOS (Boot Software) and the RMS (Resource Management System) compose the TOE firmware
23 stored in the ROM and the patches hereof in the SOLID FLASH™ NVM. All mandatory functions for
24 start-up and internal testing (BOS) are protected by a dedicated hardware firewall. Additionally two levels
25 are provided, the privileged level and the non-privilege level, both are protected by a hardwired Memory
26 Protection Unit (MPU) setting. For the TOE two different versions of the BOS are provided (BOS-V1 and
27 BOS-V2). The version BOS-V1 (Firmware Identifier 80001141, 80001145) executes the UMSLC test
28 during the startup phase, the version BOS-V2 (Firmware Identifier 80001144) does not execute the
29 UMSLC test during the startup phase to shorten the time duration of the startup phase. The RMS is
30 accessible in privileged level only. The FL (Flash Loader) and the Mifare-compatible software compose
31 the TOE software stored in the SOLID FLASH™ NVM. The FL allows downloading of user software to
32 the NVM during the manufacturing process and can be completely deactivated.

33
34 The Mifare-compatible software includes the Mifare-compatible Operating System and additionally the
35 optional library Management of Mifare-compatible Cards (version 01.03.0927 and 01.04.1275) and the
36 optional library Mifare-compatible Reader Mode Support (01.02.0800). The Management of Mifare-
37 compatible Cards provides an API for the management and generation of Mifare-compatible Cards (note
38 that the version 01.04.1275 provides an additionally command). The optional Mifare-compatible Reader
39 Mode support library (01.02.0800) enables an access to external Mifare-compatible cards. The Mifare
40 related libraries are not within the logical scope of the TOE, the libraries do not implement any security
41 relevant policy or function and are not within the scope of the evaluation.

43 2.1.3 Optional software of the TOE

44
45 The optional software part of the TOE consists of the cryptographic libraries RSA and EC, the supporting
46 Toolbox and asymmetric Base libraries, the optional SCL and the Management of Mifare-compatible
47 Cards library and the Mifare-compatible Reader Mode Support library.

1 The Mifare-compatible software includes support for the optional Management of Mifare-compatible
2 Cards as well as support to ease the implementation of the optional Mifare-compatible Reader Mode
3 Support functionality. The Mifare related libraries are not within the logical scope of the TOE, the
4 libraries do not implement any security relevant policy or function and are not within the scope of the
5 evaluation.

6 The RSA library is used to provide a high-level interface to the RSA cryptography implemented on the
7 hardware component Crypto2304T and includes countermeasures against SPA, DPA and DFA attacks.
8 The routines are used for the generation of RSA Key Pairs¹, the RSA signature verification, the RSA
9 signature generation and the RSA modulus recalculation. The module provides the basic long number
10 calculations (add, subtract, multiply, square with 1100-bit numbers) with high performance.

11 The RSA library is delivered as object code and is integrated in this way into the user software. The RSA
12 library can perform RSA operations from 512 to 4096 bits. Depending on the customer's choice, the TOE
13 can be delivered with the 4096 code portion or with the 2048 code portion only. The 2048 code portion is
14 included in both.

15 Part of the evaluation are the RSA straight operations with key lengths from 1024 bits to 2048 bits, and
16 the RSA CRT operations with key lengths of 1024 bits to 4096 bits. Note that key lengths below 1024
17 bits are not included in the certificate.

18 The EC library is used to provide a high level interface to Elliptic Curve cryptography and includes
19 countermeasures against SPA, DPA and DFA attacks. The routines are used for ECDSA signature
20 generation, ECDSA signature verification, ECDSA key generation and Elliptic Curve Diffie-Hellman key
21 agreement. The EC library is delivered as object code and integrated in this way into the user software.
22 The certification covers the standard NIST [DSS] and Brainpool [ECC] Elliptic Curves with key lengths of
23 160, 163, 192, 224, 233, 256, 283, 320, 384, 409, 512 or 521 Bits, due to national AIS32 regulations by
24 the BSI. Note that there are numerous other curve types, being also secure in terms of side channel
25 attacks on this TOE, which can the user optionally add in the composition certification process.

26 The Toolbox library provides long integer and modular arithmetic operations. It does not support any
27 security relevant policy or function.

28 The Asymmetric Base library provides the low level interface to the asymmetric cryptographic
29 coprocessor for the RSA and ECC cryptographic libraries and has no user available interface. It does not
30 support any security relevant policy or function. The Base, ECC and RSA library can optionally be
31 delivered in the following versions:

- 32 • The legacy version v1.03.006 for backward compatibility
- 33 • The recommended new version v2.06.003

34 The Symmetric Crypto library (SCL) is used to provide a high level interface to DES/3TDES and AES
35 symmetric cryptographic operations. It uses the SCP of the underlying hardware but implements also
36 countermeasures against all known weaknesses of the SCP (e.g. dummy calculations). The symmetric
37 crypto library consists of three C-library files Cipher.lib, AES.lib and DES.lib. Those library files will not
38 be distributed individually. Therefore we call those three library files simply the Symmetric Crypto Library
39 (SCL)
40

41 **Table 2 Chip and optional software delivery matrix**

Chip	Waferfab	Toplayer	Firmware-ID	RSA/ECC lib	SCL
M5072 G11	TSMC	WLB	80001141 (BOS-V1) 80001145 (BOS-V1) 80001144 (BOS-V2)	1.03.006 2.06.003	2.02.010

43 2.1.4 Interfaces of the TOE

- 44 • The physical interface of the TOE to the external environment is the entire surface of the IC.
- 45 • The electrical interface of the TOE to the external environment is constituted by the pads of the chip:

¹ Generation of RSA key pairs is only provided by version 2.06.003 of the library

- The five ISO 7816 pads consist particularly of the contacted RES, I/O, CLK lines and supply lines VCC and GND. The contact based communication is according to ISO 7816/ETSI/EMV.
- The I2C communication can be driven via the ISO 7816 pads. In this case no other communication using the ISO 7816 pads is possible.
- The GPIO interface consists of 4 pads which can be individually configured and combined in various ways.
- Also the I2C and the SSC/SPI communication can be exclusively driven via the GPIO pads. In this case no other communication using the GPIO pads is possible.
- The USB interface is build out of two dedicated pads for data communication and two pads used from the ISO 7816 interface supplying power and ground.
- The SWP interface is build out of one pad to support the SWP slave functionality.
- The data-oriented I/O interface to the TOE is formed by the I/O pad.
- The interface to the firmware is constituted by special registers used for hardware configuration and control (Special Function Registers, SFR).
- The interface of the TOE to the operating system is constituted on one hand by the RMS routine calls and on the other by the instruction set of the TOE.
- The interface of the TOE to the test routines is formed by the BOS test routine call, i.e. entry to test mode (OS-TM entry).
- The interface to the RSA calculations is defined by the RSA library (optionally).
- The interface to the EC calculations is defined by the EC library (optionally).
- The interface to the Toolbox basic arithmetic functions is defined by the Toolbox library (optionally).
- The interface to the symmetric crypto operations DES/3TDES/AES is defined by the SCL (optionally).

2.1.5 Guidance documentation

The guidance documentation consists

- SLE97 Hardware Reference Manual
- ARMv7-M Architecture Reference Manual, ARM Limited , ARM DDI 0403D ID021310, 12. February 2010
- SLE97 / SLC14 Family Production and Personalization User's Manual
- SLE97 Programmer's Reference Manual
- M5072 Security Guidelines User's Manual
- M5072 Errata Sheet
- SLE97 Asymmetric Crypto Library for Crypto@2304T RSA/ECC/Toolbox User Interface (optional)
- CL97 Asymmetric Crypto Library for Crypto@2304T RSA/ECC/Toolbox User Interface (optional)
- SLx97 Symmetric Crypto Library for SCP version 3 DES/AES (optional)

Finally the certification report may contain an overview of the recommendations to the software developer regarding the secure use of the TOE. These recommendations are also included in the ordinary documentation.

2.1.6 Forms of delivery

The TOE can be delivered in form of bare dies, in form of plain wafers, in form of complete modules (wire bond module M4.x, provided as single chip wire bond or as stacked wire bond), or in one of the following an IC cases: S-MFC5.8-8-1, S-MFC5.6-6-1, S-MFC5.4-6-1 (FCOS).. The form of delivery does not affect the TOE security and it can be delivered in any form, as long as the processes applied and sites involved have been subject of the appropriate audit.

1 The delivery can therefore be at the end of phase 3 or at the end of phase 4 which can also include pre-
2 personalization steps according to PP [1]. Nevertheless in both cases the TOE is finished and the
3 extended test features are removed. In this document are always both cases mentioned to avoid
4 incorrectness but from the security policy point of view the two cases are identical.

5 The delivery to the software developer (phase 2 → phase 1) contains the development package and is
6 delivered in form of documentation as described above, data carriers containing the tools and emulators
7 as development and debugging tool.

8 Part of the software delivery could also be the Flash Loader program, provided by Infineon
9 Technologies, running on the TOE and receiving via the UART interface the transmitted information of
10 the user software to be loaded into the SOLID FLASH™ NVM memory. The download is only possible
11 after successful authentication. The user software can also be downloaded in an encrypted way. In
12 addition, the user can permanently block further use of the Flash Loader. Whether the Flash Loader
13 program is present or not depends on the procurement order.

14 2.1.7 Production sites

15 The silicon of the design G11 is produced at TSMC/Taiwan
16 The delivery measures are described in the ALC_DVS aspect.
17

18 **Table 3 Production site in chip identification**

19 Production Site	20 Chip Identification
TSMC, Taiwan	byte number 13 (Fab number): 0A _H

21 2.1.8 TOE Configuration

22 This TOE is represented by various configurations called products, which are all derived from the equal
23 hardware design M5072. The same mask is used to produce different products of the TOE. The first
24 metal mask (called the M1 mask) contains the specific information to identify the TOE.

25 The M5072 product offers different configuration options, which a customer can choose. The mechanism
26 to choose a configuration can be done by the following methods:

- 27 1. by product selection or dialog-based in Tools,
- 28 2. via Bill-per-Use (BpU) and Flash Loader (FL),

29
30 The degree of freedom for configuring the TOE is predefined by Infineon Technologies AG. The list of
31 predefined TOE configurations is given, as an example in Table 3 and in the SLE97 Hardware
32 Reference Manual [7], section 18.

33 For details about the TOE configurations, please see [ST]

34 All these possible TOE configurations equal and/or within the specified ranges are covered by the
35 certificate.
36

37 Beside fix TOE configurations, which can be ordered as usual, this TOE implements optionally the so
38 called Bill-Per-Use (BPU) ability. This solution enables the customer to tailor the product on his own to
39 the required configuration by blocking parts of the chip on demand into the final configuration at his own
40 premises, without further delivery or involving support by Infineon Technology AG. Customers, who are
41 intended to use this feature receiving the TOE in a predefined configuration including the Flash Loader
42 software, enhanced with the BPU blocking software. The blocking information is part of a chip
43 configuration area and can be modified by customers using specific APDUs. Once a final blocking is
44 done, further modifications are disabled.

45 The BPU software part is only present on the products which have been ordered with the BPU option. In
46 all other cases this software is not present on the product.

1 Additionally the user can choose between different firmware BOS versions and optional software
 2 libraries.

3
 4 The user can choose between one of the Management of Mifare-compatible Cards libraries (version
 5 01.03.0927 or 01.04.1275) and the Mifare-compatible Reader Mode Support library (01.02.0800) or the
 6 user can choose only one of the three libraries.

7 The user can choose¹ one or a free combination out of the libraries RSA2048, RSA4096, EC and
 8 Toolbox and SCL.

9 The hardware of this TOE can be delivered with the following configuration options:

- 10 • both crypto co-processors accessible
- 11 • with a blocked SCP
- 12 • with a blocked Crypto2304T
- 13 • both crypto co-processors blocked

14 In case the SCP is blocked, no AES and 3DES computation supported by hardware is possible. In the
 15 case the Crypto2304T is blocked, no RSA and EC computation supported by hardware is possible. No
 16 accessibility of the deselected cryptographic co-processors is without impact on any other security policy
 17 of the TOE; it is exactly equivalent to the situation where the user decides just not to use the
 18 cryptographic co-processors.

19 The TOE can be delivered with the following optional libraries

- 20 • RSA
- 21 • ECC
- 22 • Asymmetric Base library for RSA and ECC
- 23 • Toolbox
- 24 • SCL for AES/DES

25
 26 The libraries of this TOE can be delivered according to the following dependencies:

- 27 • If one of the libraries RSA, EC or Toolbox is delivered, the asymmetric Base library is automatically
 28 part of it.

29
 30 In case of deselecting one or several of these libraries the TOE does not provide the respective
 31 functionality.

32 33 **2.1.9 TOE initialization with Customer Software**

34 Beside the various TOE configurations further possibilities of how the user inputs his software on the
 35 TOE are in place. This provides a maximum of flexibility and for this an overview is given in the following
 36 table:

37
 38 **Table 4 Options to implement user software at Infineon production premises**

1	The user or/and a subcontractor downloads the software into the SOLID FLASH™ NVM memory on his own. Infineon Technologies AG has not received user software and there are no user data in the ROM.	The Flash Loader can be activated or reactivated by the user or subcontractor to download his software in the SOLID FLASH™ NVM memory.
2	The user provides software for the download into the SOLID FLASH™ NVM memory to Infineon Technologies AG. The software is	The Flash Loader is deactivated.

¹ The user may choose either v1.03.006 or v2.06.003 of the RSA/EC/Toolbox libraries, but he may not intermix different versions.

	downloaded to the SOLID FLASH™ NVM memory during chip production. There are no user data in the ROM.	
3	The user provides software for the download into the SOLID FLASH™ NVM memory to Infineon Technologies AG. The software is downloaded to the SOLID FLASH™ NVM memory during chip production. There are no user data in the ROM	The Flash Loader is blocked afterwards but can be activated or reactivated by the user or subcontractor to download his software in the SOLID FLASH™ NVM memory. Precondition is that the user has provided an own reactivation procedure in software prior chip production to Infineon Technologies AG.

1
2
3
4
5
6

The Generic Chip Identification Mode (GCIM) data of the TOE allows a unique identification of each TOE and provides several detailed production information. The Chip Identification Mode data is accessible by a non-ISO reset or can be read directly from the configuration area located at the NVM by the user operating system. The SLE97 Hardware Reference Manual [7] gives a detailed description of the GCIM data.

3 Conformance Claims (ASE_CCL)

3.1 CC Conformance Claim

This Security Target (ST) and the TOE claim conformance to Common Criteria version v3.1 part 1 [2], part 2 [3] and part 3 [4].

Conformance of this ST is claimed for:
Common Criteria part 2 extended and Common Criteria part 3 conformant.

3.2 PP Claim

This Security Target is in **strict conformance** to the Security IC Platform Protection Profile [1].

The Security IC Platform Protection Profile is registered and certified by the Bundesamt für Sicherheit in der Informationstechnik¹ (BSI) under the reference BSI-PP-0035, Version 1.0, dated 15.06.2007.

The security assurance requirements of the TOE are according to the Security IC Platform Protection Profile [1]. They are all drawn from Part 3 of the Common Criteria version v3.1.

The augmentations of the PP [1] are listed below.

Table 5 Augmentations of the assurance level of the TOE

Assurance Class	Assurance components	Description
Life-cycle support	ALC_DVS.2	Sufficiency of security measures
Vulnerability assessment	AVA_VAN.5	Advanced methodical vulnerability analysis

3.3 Package Claim

This Security Target does not claim conformance to a package of the PP [1].

The assurance level for the TOE is EAL5 augmented with the components ALC_DVS.2 and AVA_VAN.5.

¹ Bundesamt für Sicherheit in der Informationstechnik (BSI) is the German Federal Office for Information Security

3.4 Conformance Rationale

This security target claims strict conformance only to one PP, the PP [1].

The Target of Evaluation (TOE) is a typical security IC as defined in PP chapter 1.2.2 comprising:

- the circuitry of the IC (hardware including the physical memories),
- configuration data, initialisation data related to the IC Dedicated Software and the behaviour of the security functionality
- the IC Dedicated Software with the parts
- the IC Dedicated Test Software,
- the IC Dedicated Support Software.

The TOE is designed, produced and/or generated by the TOE Manufacturer.

Security Problem Definition:

Following the PP [1], the security problem definition is enhanced by adding an additional threat, an organization security policy and an augmented assumption. Including these add-ons, the security problem definition of this security target is consistent with the statement of the security problem definition in the PP [1], as the security target claimed strict conformance to the PP [1].

Conformance Rationale:

The augmented organizational security policy P.Add-Functions, coming from the additional security functionality of the cryptographic libraries, the augmented assumption A.Key-Function, related to the usage of key-depending function, and the threat memory access violation T.Mem-Access, due to specific TOE memory access control functionality, have been added. These add-ons have no impact on the conformance statements regarding CC [2] and PP [1], with following rational:

The security target remains conformant to CC [2], claim 482 as the possibility to introduce additional restrictions is given.

The security target fulfils the strict conformance claim of the PP [1] due to the application notes 5, 6 and 7 which apply here. By those notes the addition of further security functions and security services are covered, even without deriving particular security functionality from a threat but from a policy.

Due to additional security functionality, one coming from the cryptographic libraries - O.Add-Functions, and due to the memory access control - O.Mem-Access, additional security objectives have been introduced. These add-ons have no impact on the conformance statements regarding CC [2] and PP [1], with following rational:

The security target remains conformant to CC [2], claim 482 as the possibility to introduce additional restrictions is given.

The security target fulfils the strict conformance of the PP [1] due to the application note 9 applying here. This note allows the definition of high-level security goals due to further functions or services provided to the Security IC Embedded Software.

Therefore, the security objectives of this security target are consistent with the statement of the security objectives in the PP [1], as the security target claimed strict conformance to the PP [1].

All security functional requirements defined in the PP [1] are included and completely defined in this ST. The security functional requirements listed in the following are all taken from Common Criteria part 2 [3] and additionally included and completely defined in this ST:

- FDP_ACC.1 "Subset access control"
- FDP_ACF.1 "Security attribute based access control"

- 1 • FMT_MSA.1 “Management of security attributes”
- 2 • FMT_MSA.3 “Static attribute initialisation”
- 3 • FMT_SMF.1 “Specification of Management functions”
- 4 • FCS_COP.1 “Cryptographic support”
- 5 • FCS_CKM.1 “Cryptographic key generation”
- 6 • FDP_SDI.1 “Stored data integrity monitoring
- 7 • FDP_SDI.2 “Stored data integrity monitoring and action

8 The security functional requirement

- 9 • FPT_TST.2 “Subset TOE security testing“(Requirement from [3])
- 10 • FCS_RNG.1 “Generation of Random Numbers”

11 is included and completely defined in this ST, section 6.

12 All assignments and selections of the security functional requirements are done in the PP [1] and in this
13 security target in section 7.4.

14 The Assurance Requirements of the TOE obtain the Evaluation Assurance Level 5 augmented with the
15 assurance components ALC_DVS.2 and AVA_VAN.5 for the TOE.

16

17 **3.5 Application Notes**

18 The functional requirement FCS_RNG.1 is a refinement of the FCS_RNG.1 defined in the Protection
19 Profile [1] according to “Anwendungshinweise und Interpretationen zum Schema (AIS)” [15].

4 Security Problem Definition (ASE_SPD)

The content of the PP [1] applies to this chapter completely.

4.1 Threats

The threats are directed against the assets and/or the security functions of the TOE. For example, certain attacks are only one step towards a disclosure of assets while others may directly lead to a compromise of the application security. The more detailed description of specific attacks is given later on in the process of evaluation and certification. An overview on attacks is given in PP [1] section 3.2.

The threats to security are defined and described in PP [1] section 3.2.

Table 6 Threats according PP [1]

T.Phys-Manipulation	Physical Manipulation
T.Phys-Probing	Physical Probing
T.Malfunction	Malfunction due to Environmental Stress
T.Leak-Inherent	Inherent Information Leakage
T.Leak-Forced	Forced Information Leakage
T.Abuse-Func	Abuse of Functionality
T.RND	Deficiency of Random Numbers

4.1.1 Additional Threat due to TOE specific Functionality

The additional functionality of introducing sophisticated privilege levels and access control allows the secure separation between the operation system(s) and applications, the secure downloading of applications after personalization and enables multitasking by separating memory areas and performing access controls between different applications. Due to this additional functionality “area based memory access control” a new threat is introduced.

The Smartcard Embedded Software is responsible for its User Data according to the assumption “Treatment of User Data (A.Resp-Appl)”. However, the Smartcard Embedded Software may comprise different parts, for instance an operating system and one or more applications. In this case, such parts may accidentally or deliberately access data (including code) of other parts, which may result in a security violation.

The TOE shall avert the threat “Memory Access Violation (T.Mem-Access)” as specified below.

T.Mem-Access Memory Access Violation

Parts of the Smartcard Embedded Software may cause security violations by accidentally or deliberately accessing restricted data (which may include code) or privilege levels. Any restrictions are defined by the security policy of the specific application context and must be implemented by the Smartcard Embedded Software.

Table 7 Additional threats due to TOE specific functions and augmentations

T.Mem-Access	Memory Access Violation
--------------	-------------------------

For details see PP [1] section 3.2.

1 **4.1.2 Assets regarding the Threats**

2 The primary assets concern the User Data which includes the user data as well as program code
3 (Security IC Embedded Software) stored and in operation and the provided security services. These
4 assets have to be protected while being executed and or processed and on the other hand, when the
5 TOE is not in operation.

6 This leads to four primary assets with its related security concerns:

- 7 • SC1 Integrity of User Data and of the Security IC Embedded Software (while being
8 executed/processed and while being stored in the TOE's memories),
- 9 • SC2 Confidentiality of User Data and of the Security IC Embedded Software (while being processed
10 and while being stored in the TOE's memories)
- 11 • SC3 Correct operation of the security services provided by the TOE for the Security IC Embedded
12 Software.
- 13 • SC4 Continuous availability of random numbers

14 SC4 is an additional security service provided by this TOE which is the availability of random numbers.
15 These random numbers are generated either by a true random number or a deterministic random
16 number generator or by both, when a true random number is used as seed for the deterministic random
17 number generator. Note that the generation of random numbers is a requirement of the PP [1].

18 To be able to protect the listed assets the TOE shall protect its security functionality as well. Therefore
19 critical information about the TOE shall be protected. Critical information includes:

- 20 • logical design data, physical design data, IC Dedicated Software, and configuration data
- 21 • Initialisation Data and Pre-personalisation Data, specific development aids, test and characterisation
22 related data, material for software development support, and reticles.

23 The information and material produced and/or processed by the TOE Manufacturer in the TOE
24 development and production environment (Phases 2 up to TOE Delivery) can be grouped as follows:

- 25 • logical design data,
- 26 • physical design data,
- 27 • IC Dedicated Software, Security IC Embedded Software, Initialisation Data and Pre-personalisation
28 Data,
- 29 • specific development aids,
- 30 • test and characterisation related data,
- 31 • material for software development support, and
- 32 • reticles and products in any form

33 as long as they are generated, stored, or processed by the TOE Manufacturer.

34 For details see PP [1] section 3.1.

35 **4.2 Organizational Security Policies**

36 The TOE has to be protected during the first phases of their lifecycle (phases 2 up to TOE delivery which
37 can be after phase 3 or phase 4). Later on each variant of the TOE has to protect itself. The
38 organizational security policy covers this aspect.

39 P.Process-TOE Protection during TOE Development and Production

40 An accurate identification must be established for the TOE. This requires that each instantiation of the
41 TOE carries this unique identification.

42 The organizational security policies are defined and described in PP [1] section 3.3. Due to the
43 augmentations of PP [1] an additional policy is introduced and described in the next chapter.

Table 8 Organizational Security Policies according PP [1]

P.Process-TOE	Protection during TOE Development and Production
---------------	--

4.2.1 Augmented Organizational Security Policy

Due to the augmentations of the PP [1] an additional policy is introduced.

The TOE provides specific security functionality, which can be used by the Smartcard Embedded Software. In the following specific security functionality is listed which is not derived from threats identified for the TOE's environment because it can only be decided in the context of the smartcard application, against which threats the Smartcard Embedded Software will use the specific security functionality.

The IC Developer / Manufacturer must apply the policy "Additional Specific Security Functionality (P.Add-Functions)" as specified below.

P.Add-Functions Additional Specific Security Functionality

The TOE shall provide the following specific security functionality to the Smartcard Embedded Software:

- Advanced Encryption Standard (AES)
- Triple Data Encryption Standard (3DES)
- Rivest-Shamir-Adleman Cryptography (RSA)
- Elliptic Curve Cryptography (EC)

Note: This TOE can be delivered with the SCP accessible or blocked. The blocking depends on the customer demands prior to the production of the hardware. In case the SCP is blocked, no 3DES or AES computation supported by hardware is possible. The 3DES and AES functionality has then to be removed from this policy.

Note: The TOE can also be delivered with the optional SCL. The optional SCL contains AES and 3DES algorithms with additional security countermeasures. The optional SCL needs an accessible SCP. The 3DES and AES functionality has then to be removed from this policy.

Note: This TOE can be delivered with the Crypto2304T coprocessor accessible or blocked. In case the Crypto2304T is blocked, no RSA or ECC computation supported by hardware is possible. The RSA and ECC functionality has then to be removed from this policy.

Note: The TOE can also be delivered with the optional RSA library. The optional RSA library needs an accessible Crypto2304T. If the optional RSA library is not delivered then RSA functionality has to be removed from this policy.

Note: The TOE can also be delivered with the optional ECC library. The optional ECC library needs an accessible Crypto2304T. If the optional ECC library is not delivered then ECC functionality has to be removed from this policy.

4.3 Assumptions

The TOE assumptions on the operational environment are defined and described in PP [1] section 3.4.

1 The assumptions concern the phases where the TOE has left the chip manufacturer.

2

3 A.Process-Sec-IC Protection during Packaging, Finishing and Personalization:

4 It is assumed that security procedures are used after delivery of the TOE by the TOE Manufacturer up to
5 delivery to the end-consumer to maintain confidentiality and integrity of the TOE and of its manufacturing
6 and test data (to prevent any possible copy, modification, retention, theft or unauthorised use).

7

8 A.Plat-Appl Usage of Hardware Platform:

9 The Security IC Embedded Software is designed so that the requirements from the following documents
10 are met: (i) TOE guidance documents (refer to the Common Criteria assurance class AGD) such as the
11 hardware data sheet, and the hardware application notes, and (ii) findings of the TOE evaluation reports
12 relevant for the Security IC Embedded Software as documented in the certification report.

13

14 A.Resp-Appl Treatment of User Data:

15 All User Data are owned by Security IC Embedded Software. Therefore, it must be assumed that
16 security relevant User Data (especially cryptographic keys) are treated by the Security IC Embedded
17 Software as defined for its specific application context.

18

19 The support of cipher schemas needs to make an additional assumption.

20 **Table 9 Assumption according PP [1]**

A.Process-Sec-IC	Protection during Packaging, Finishing and Personalization
A.Plat-Appl	Usage of Hardware Platform
A.Resp-Appl	Treatment of User Data

21

22

1 **4.3.1 Augmented Assumptions**

2 The developer of the Smartcard Embedded Software must ensure the appropriate “Usage of Key-
3 dependent Functions (A.Key-Function)” while developing this software in Phase 1 as specified below.

4 A.Key-Function Usage of Key-dependent Functions

5 Key-dependent functions (if any) shall be implemented in the Smartcard Embedded Software in a way
6 that they are not susceptible to leakage attacks (as described under T.Leak-Inherent and
7 T.Leak-Forced).

8 Note, that here the routines which may compromise keys when being executed are part of the Smartcard
9 Embedded Software. In contrast to this, the threats T.Leak-Inherent and T.Leak-Forced address (i) the
10 cryptographic routines which are part of the TOE (For details see PP [1] section 3.4.).

5 Security objectives (ASE_OBJ)

This section shows the subjects and objects where are relevant to the TOE.
A short overview is given in the following.

The user has the following standard high-level security goals related to the assets:

- SG1 maintain the integrity of User Data and of the Security IC Embedded Software
- SG2 maintain the confidentiality of User Data and of the Security IC Embedded Software
- SG3 maintain the correct operation of the security services provided by the TOE for the Security IC Embedded Software
- SG4 provision of random numbers.

5.1 Security objectives for the TOE

The security objectives of the TOE are defined and described in PP [1] section 4.1.

Table 10 Objectives for the TOE according to PP [1]

O.Phys-Manipulation	Protection against Physical Manipulation
O.Phys-Probing	Protection against Physical Probing
O.Malfunction	Protection against Malfunction
O.Leak-Inherent	Protection against Inherent Information Leakage
O.Leak-Forced	Protection against Forced Information Leakage
O.Abuse-Func	Protection against Abuse of Functionality
O.Identification	TOE Identification
O.RND	Random Numbers

The TOE provides “Additional Specific Security Functionality (O.Add-Functions)” as specified below.

O.Add-Functions : Additional Specific Security Functionality

The TOE must optionally provide the following specific security functionality to the Smartcard Embedded Software:

- Advanced Encryption Standard (AES)
- Triple Data Encryption Standard (3DES)
- Rivest-Shamir-Adleman (RSA)
- Elliptic Curve Cryptography (EC)

The hardware of this TOE can be delivered with the following configuration options:

- both crypto co-processors accessible
- with a blocked SCP
- with a blocked Crypto2304T
- both crypto co-processors blocked

In case the SCP is blocked, no AES and 3DES computations supported by hardware are possible. In the case the Crypto2304T is blocked, no RSA and EC computations supported by hardware are possible.

The optional security relevant software part of the TOE consists of the following optional libraries:

- RSA Cryptographic Library
- EC Cryptographic Library

- Symmetric Cryptographic Library (SCL)

The TOE shall provide “Area based Memory Access Control (O.Mem-Access)” as specified below.

O.Mem-Access: Area based Memory Access Control

The TOE must provide the Smartcard Embedded Software with the capability to define restricted access memory areas. The TOE must then enforce the partitioning of such memory areas so that access of software to memory areas and privilege levels is controlled as required, for example, in a multi-application environment.

Table 11 Additional objectives due to TOE specific functions and augmentations

O.Add-Functions	Additional specific security functionality
O.Mem-Access	Area based Memory Access Control

5.2 Security Objectives for the development and operational Environment

The security objectives for the security IC embedded software development environment and the operational environment is defined in PP [1] section 4.2 and 4.3. The table below lists the security objectives.

Table 12 Security objectives for the environment according to PP [1]

Phase 1	OE.Plat-Appl	Usage of Hardware Platform
	OE.Resp-Appl	Treatment of User Data
Phase 5 – 6 optional Phase 4	OE.Process-Sec-IC	Protection during composite product manufacturing

5.2.1 Clarification of “Usage of Hardware Platform (OE.Plat-Appl)”

Regarding the cryptographic services this objective of the environment has to be clarified. The TOE supports cipher schemes as additional specific security functionality. If required the Smartcard Embedded Software shall use these cryptographic services of the TOE and their interface as specified. When key-dependent functions implemented in the Smartcard Embedded Software are just being executed, the Smartcard Embedded Software must provide protection against disclosure of confidential data (User Data) stored and/or processed in the TOE by using the methods described under “Inherent Information Leakage (T.Leak-Inherent)” and “Forced Information Leakage (T.Leak-Forced)”.

The objectives of the environment regarding the memory, software and firmware protection and the SFR and peripheral-access-rights-handling have to be clarified. For the separation of different applications the Smartcard Embedded Software (Operating System) may implement a memory management scheme based upon security functions of the TOE.

5.2.2 Clarification of “Treatment of User Data (OE.Resp-Appl)”

Regarding the cryptographic services this objective of the environment has to be clarified. By definition cipher or plain text data and cryptographic keys are User Data. The Smartcard Embedded Software shall treat these data appropriately, use only proper secret keys (chosen from a large key space) as input for the cryptographic function of the TOE and use keys and functions appropriately in order to ensure the strength of cryptographic operation.

This means that keys are treated as confidential as soon as they are generated. The keys must be unique with a very high probability, as well as cryptographically strong. For example, it must be ensured that it is beyond practicality to derive the private key from a public key if asymmetric algorithms are used.

1 If keys are imported into the TOE and/or derived from other keys, quality and confidentiality must be
2 maintained. This implies that appropriate key management has to be realized in the environment.

3 Regarding the memory, software and firmware protection and the SFR and peripheral access rights
4 handling these objectives of the environment has to be clarified. The treatment of User Data is also
5 required when a multi-application operating system is implemented as part of the Smartcard Embedded
6 Software on the TOE. In this case the multi-application operating system should not disclose security
7 relevant user data of one application to another application when it is processed or stored on the TOE.

8 **5.2.3 Clarification of “Protection during Composite product 9 manufacturing (OE.Process-Sec-IC)”**

10 The protection during packaging, finishing and personalization includes also the personalization process
11 (Flash Loader software) and the personalization data (TOE software components) during Phase 4,
12 Phase 5 and Phase 6.

13 **5.3 Security Objectives Rationale**

14 The security objectives rationale of the TOE are defined and described in PP [1] section 4.4. For
15 organizational security policy P.Add-Functions, OE.Plat-Appl and OE.Resp-Appl the rationale is given in
16 the following description.

17 **Table 13 Security Objective Rationale**

Assumption, Threat or Organisational Security Policy	Security Objective
P.Add-Functions	O.Add-Functions
A.Key-Function	OE.Plat-Appl OE.Resp-Appl
T.Mem-Access	O.Mem-Access

18
19 The justification related to the security objective “Additional Specific Security Functionality
20 (O.Add-Functions)” is as follows: Since O.Add-Functions requires the TOE to implement exactly the
21 same specific security functionality as required by P.Add-Functions; the organizational security policy is
22 covered by the objective.

23 Nevertheless the security objectives O.Leak-Inherent, O.Phys-Probing, O.Malfunction, O.Phys-
24 Manipulation and O.Leak-Forced define how to implement the specific security functionality required by
25 P.Add-Functions. (Note that these objectives support that the specific security functionality is provided in
26 a secure way as expected from P.Add-Functions.) Especially O.Leak-Inherent and O.Leak-Forced refer
27 to the protection of confidential data (User Data or TSF data) in general. User Data are also processed
28 by the specific security functionality required by P.Add-Functions.

29 Compared to PP [1] clarification has been made for the security objective “Usage of Hardware Platform
30 (OE.Plat-Appl)”: If required the Smartcard Embedded Software shall use these cryptographic services of
31 the TOE and their interface as specified. In addition, the Smartcard Embedded Software must implement
32 functions which perform operations on keys (if any) in such a manner that they do not disclose
33 information about confidential data. The non disclosure due to leakage A.Key-Function attacks is
34 included in this objective OE.Plat-Appl. This addition ensures that the assumption A.Plat-Appl is still
35 covered by the objective OE.Plat-Appl although additional functions are being supported according to
36 O.Add-Functions.

37 Compared to the PP [1] a clarification has been made for the security objective “Treatment of User Data
38 (OE.Resp-Appl)”: By definition cipher or plain text data and cryptographic keys are User Data. So, the
39 Smartcard Embedded Software will protect such data if required and use keys and functions

1 appropriately in order to ensure the strength of cryptographic operation. Quality and confidentiality must
2 be maintained for keys that are imported and/or derived from other keys. This implies that appropriate
3 key management has to be realized in the environment. That is expressed by the assumption A.Key—
4 Function which is covered from OE.Resp–Appl. These measures make sure that the assumption
5 A.Resp-Appl is still covered by the security objective OE.Resp-Appl although additional functions are
6 being supported according to P.Add-Functions.

7 Compared to the PP [1] an enhancement regarding memory area protection has been established. The
8 clear definition of privilege levels for operated software establishes the clear separation of different
9 restricted memory areas for running the firmware, downloading and/or running the operating system and
10 to establish a clear separation between different applications. Nevertheless, it is also possible to define a
11 shared memory section where separated applications may exchange defined data. The privilege levels
12 clearly define by using a hierarchical model the access right from one level to the other. These measures
13 ensure that the threat T.Mem-Access is clearly covered by the security objective O.Mem-Access.

14 The justification of the additional policy and the additional assumption show that they do not contradict to
15 the rationale already given in the Protection Profile for the assumptions, policy and threats defined there.

6 Extended Component Definition (ASE_ECD)

There are four extended components defined and described for the TOE:

- the family **FCS_RNG** at the class FCS Cryptographic Support
- the family **FMT_LIM** at the class FMT Security Management
- the family **FAU_SAS** at the class FAU Security Audit
- the component **FPT_TST.2** at the class FPT Protection of the TSF

The extended components FMT_LIM and FAU_SAS are defined and described in PP [1] section 5. The components FPT_TST.2 and FCS_RNG are defined in the following sections.

6.1 “Subset TOE security testing (FPT_TST)”

The security is strongly dependent on the correct operation of the security functions. Therefore, the TOE shall support that particular security functions or mechanisms are tested in the operational phase (Phase 7). The tests can be initiated by the Smartcard Embedded Software and/or by the TOE or is done automatically and continuously.

Part 2 of the Common Criteria provides the security functional component “TSF testing (FPT_TST.1)”. The component FPT_TST.1 provides the ability to test the TSF’s correct operation.

For the user it is important to know which security functions or mechanisms can be tested. The functional component FPT_TST.1 does not mandate to explicitly specify the security functions being tested. In addition, FPT_TST.1 requires verification of the integrity of TSF data and of the stored TSF executable code which might violate the security policy. Therefore, the functional component “**Subset TOE security testing (FPT_TST.2)**” of the family TSF self test has been newly created. This component allows that particular parts of the security mechanisms and functions provided by the TOE are tested.

6.2 Definition of FPT_TST.2

The functional component “Subset TOE security testing (FPT_TST.2)” has been newly created (Common Criteria Part 2 extended). This component allows that particular parts of the security mechanisms and functions provided by the TOE can be tested after TOE Delivery or are tested automatically and continuously during normal operation transparent for the user.

This security functional component is used instead of the functional component FPT_TST.1 from Common Criteria Part 2. For the user it is important to know which security functions or mechanisms can be tested. The functional component FPT_TST.1 does not mandate to explicitly specify the security functions being tested. In addition, FPT_TST.1 requires verifying the integrity of TSF data and stored TSF executable code which might violate the security policy.

The functional component “Subset TOE testing (FPT_TST.2)” is specified as follows (Common Criteria Part 2 extended).

6.3 TSF self test (FPT_TST)

Family Behavior The Family Behavior is defined in [3] section 15.14 (442, 443).

Component leveling



FPT_TST.1 The component FPT_TST.1 is defined in [3] section 15.14 (444, 445, 446).

FPT_TST.2 Subset TOE security testing, provides the ability to test the correct operation of particular security functions or mechanisms. These tests may be performed at start-up, periodically, at the request of the authorized user, or when other conditions are met. It also provides the ability to verify the integrity of TSF data and executable code.

Management: FPT_TST.2

The following actions could be considered for the management functions in FMT: management of the conditions under which subset TSF self testing occurs, such as during initial start-up, regular interval or under specified conditions management of the time of the interval appropriate.

Audit: FPT_TST.2

There are no auditable events foreseen.

FPT_TST.2 Subset TOE testing

Hierarchical to: No other components.

Dependencies: No dependencies

FPT_TST.2.1 The TSF shall run a suite of self tests [selection: during initial start-up, periodically during normal operation, at the request of the authorized user, and/or at the conditions [assignment: conditions under which self test should occur]] to demonstrate the correct operation of [assignment: functions and/or mechanisms].

6.4 Family “Generation of Random Numbers (FCS_RNG)”

The component “Generation of Random Numbers (FCS_RNG.1)” has to be newly created according the new version of the “Anwendungshinweise und Interpretationen zum Schema (AIS)” [15]. This security functional component is used instead of the functional component FCS_RNG.1 defined in the protection profile [1].

The component “Generation of Random Numbers (FCS_RNG.1)” is specified as follows (Common Criteria Part 2 extended).

6.5 Definition of FCS_RNG.1


This section describes the functional requirements for the generation of random numbers, which may be used as secrets for cryptographic purposes or authentication. The IT security functional requirements for the TOE are defined in an additional family (FCS_RNG) of the Class FCS (Cryptographic support).

1 FCS_RNG Generation of random numbers

2 Family Behaviour

3 This family defines quality requirements for the generation of random numbers that are intended
4 to be used for cryptographic purposes.

6 Component levelling:



7
8

9 FCS_RNG.1 Generation of random numbers, requires that the random number generator implements
10 defined security capabilities and that the random numbers meet a defined quality metric.

11 Management: FCS_RNG.1
12 There are no management activities foreseen.

13 Audit: FCS_RNG.1
14 There are no actions defined to be auditable.

15
16 **FCS_RNG.1 Random number generation**

17 Hierarchical to: No other components.

18 Dependencies: No dependencies.

19 FCS_RNG.1.1: The TSF shall provide a [selection: *physical, non-physical true, deterministic,*
20 *hybrid physical, hybrid deterministic*] random number generator that imple-
21 ments: [assignment: *list of security capabilities*].

22 FCS_RNG.1.2: The TSF shall provide random numbers that meet [assignment: *a defined*
23 *quality metric*].

24 Note: *The functional requirement FCS_RNG.1 is a refinement of the FCS_RNG.1 defined in the*
25 *Protection Profile [1] according to "Anwendungshinweise und Interpretationen zum Schema (AIS)"*
26 *[15].*

27

7 Security Requirements (ASE_REQ)

For this section the PP [1] section 6 can be applied completely.

7.1 TOE Security Functional Requirements

The security functional requirements (SFR) for the TOE are defined and described in the PP [1] section 6.1 and in the following description.

The Table 14 provides an overview of the functional security requirements of the TOE, defined in the in PP [1] section 6.1. In the last column it is marked if the requirement is refined. The refinements are also valid for this ST.

Table 14 Security functional requirements defined in PP [1]

Security Functional Requirement		Refined in PP [1]
FRU_FLT.2	Limited fault tolerance	Yes
FPT_FLS.1	Failure with preservation of secure state	Yes
FMT_LIM.1	Limited capabilities	No
FMT_LIM.2	Limited availability	No
FAU_SAS.1	Audit storage	No
FPT_PHP.3	Resistance to physical attack	Yes
FDP_ITT.1	Basic internal transfer protection	Yes
FPT_ITT.1	Basic internal TSF data transfer protection	Yes
FDP_IFC.1	Subset information flow control	No

The Table 15 provides an overview about the augmented security functional requirements, which are added additional to the TOE and defined in this ST. All requirements are taken from Common Criteria Part 2 [3], with the exception of the requirement FPT_TST.2 and FCS_RNG.1, which are defined in this ST completely.

Table 15 Augmented security functional requirements

Security Functional Requirement	
FPT_TST.2	Subset TOE security testing
FDP_ACC.1	Subset access control
FDP_ACF.1	Security attribute based access control
FMT_MSA.1	Management of security attributes
FMT_MSA.3	Static attribute initialization
FMT_SMF.1	Specification of Management functions
FCS_COP.1	Cryptographic support
FCS_CKM.1	Cryptographic key generation
FDP_SDI.1	Stored data integrity monitoring
FDP_SDI.2	Stored data integrity monitoring and action
FCS_RNG.1	Quality metric for random numbers

1 All assignments and selections of the security functional requirements of the TOE are done in PP [1] and
2 in the following description.

3 The above marked extended components FMT_LIM.1 and FMT_LIM.2 are introduced in PP [1] to define
4 the IT security functional requirements of the TOE as an additional family (FMT_LIM) of the Class FMT
5 (Security Management). This family describes the functional requirements for the Test Features of the
6 TOE. The new functional requirements were defined in the class FMT because this class addresses the
7 management of functions of the TSF.

8 The additional component FAU.SAS is introduced to define the security functional requirements of the
9 TOE of the Class FAU (Security Audit). This family describes the functional requirements for the storage
10 of audit data and is described in the next chapter.

11 The requirement FPT_TST.2 is the subset of TOE testing and originated in [3]. This requirement is given
12 as the correct operation of the security functions is essential. The TOE provides mechanisms to cover
13 this requirement by the smartcard embedded software and/or by the TOE itself.

14 7.1.1 Extended Components FCS_RNG.1 and FAU_SAS.1

15 7.1.1.1 FCS_RNG

16 To define the IT security functional requirements of the TOE an additional family (FCS_RNG) of the
17 class FCS (cryptographic support) is defined in chapter 6.5. This family describes the functional
18 requirements for random number generation used for cryptographic purposes.

19
20 **FCS_RNG.1/HW** Random Number Generation

21 Hierarchical to: No other components

22 Dependencies: No dependencies

23 FCS_RNG.1 Random numbers generation Class PTG.2 according to [6]

24 FCS_RNG.1.1 The TSF shall provide a physical random number generator which implements:

25 PTG.2.1 A: total failure test detects a total failure of entropy source
26 immediately when the RNG has started. When a total failure is detected, no
27 random numbers will be output.

28 PTG.2.2 : If a total failure of the entropy source occurs while the RNG is
29 being operated, the RNG prevents the output of any internal random number that
30 depends on some raw random numbers that have been generated after the total
31 failure of the entropy source.

32
33 PTG.2.3: The online test shall detect non-tolerable statistical defects of the
34 rawrandom number sequence (i) immediately when the RNG has started, and (ii)
35 while the RNG is being operated. The TSF must not output any random numbers
36 before the power-up online test has finished successfully or when a defect has
37 been detected.

38 PTG.2.4 :The online test procedure shall be effective to detect non-tolerable
39 weaknesses of the random numbers soon.

40
41 PTG.2.5 :The online test procedure checks the quality of the raw random num ber
42 sequence. It is triggered continuously. The online test is suitable for detecting non-

1 tolerable statistical defects of the statistical properties of the raw random numbers
2 within an acceptable period of time.

3
4 FCS_RNG.1.2 The TSF shall provide numbers in the format 8- or 16-bit that meet

5 PTG.2.6: Test procedure A, as defined in [6] does not distinguish the internal
6 random numbers from output sequences of an ideal RNG.

7 PTG.2.7: The average Shannon entropy per internal random bit exceeds 0.997.

8 Note: *The functional requirement FCS_RNG.1/HW is a refinement of the FCS_RNG.1 defined in*
9 *chapter 6.5*

12 7.1.1.2 FAU_SAS

13 To define the security functional requirements of the TOE an additional family (FAU_SAS) of the Class
14 FAU (Security Audit) is defined here. This family describes the functional requirements for the storage of
15 audit data. It has a more general approach than FAU_GEN, because it does not necessarily require the
16 data to be generated by the TOE itself and because it does not give specific details of the content of the
17 audit records.

18 The TOE shall meet the requirement “Audit storage (FAU_SAS.1)” as specified below (Common Criteria
19 Part 2 extended).

20
21 **FAU_SAS.1** Audit Storage

22 Hierarchical to: No other components

23 Dependencies: No dependencies.

24 FAU_SAS.1.1 The TSF shall provide the test process before TOE Delivery with the capability to
25 store the Initialization Data and/or Pre-personalization Data and/or supplements of
26 the Security IC Embedded Software in the not changeable configuration page area
27 and non-volatile memory.

28 7.1.2 Subset of TOE testing

29 The security is strongly dependent on the correct operation of the security functions. Therefore, the TOE
30 shall support that particular security functions or mechanisms are tested in the operational phase (Phase
31 7). The tests can be initiated by the Smartcard Embedded Software and/or by the TOE.

32 The TOE shall meet the requirement “Subset TOE testing (FPT_TST.2)” as specified below (Common
33 Criteria Part 2 extended).

34
35 **FPT_TST.2** Subset TOE testing

36 Hierarchical to: No other components

37 Dependencies: No dependencies

38 FPT_TST.2.1 The TSF shall run a suite of self tests at the request of the authorized user to
39 demonstrate the correct operation of the alarm lines and/or the environmental
40 sensor mechanisms

1 Note: For details about the sensor mechanisms, please see[ST].

2 7.2 Memory access control

3 Usage of multiple applications in one Smartcard often requires code and data separation in order to
4 prevent that one application can access code and/or data of another application. For this reason the
5 TOE provides Area based Memory Access Control. The underlying Memory Protection Unit (MPU) is
6 documented in section 4 of the [7].

7 The security service being provided is described in the Security Function Policy (SFP) **Memory Access**
8 **Control Policy**. The security functional requirement “**Subset access control (FDP_ACC.1)**” requires
9 that this policy is in place and defines the scope were it applies. The security functional requirement
10 “**Security attribute based access control (FDP_ACF.1)**” defines security attribute usage and
11 characteristics of policies. It describes the rules for the function that implements the Security Function
12 Policy (SFP) as identified in FDP_ACC.1. The decision whether an access is permitted or not is taken
13 based upon attributes allocated to the software. The Smartcard Embedded Software defines the
14 attributes and memory areas. The corresponding permission control information is evaluated “on-the-fly”
15 by the hardware so that access is granted/effective or denied/inoperable.

16 The security functional requirement “**Static attribute initialisation (FMT_MSA.3)**” ensures that the
17 default values of security attributes are appropriately either permissive or restrictive in nature. Alternative
18 values can be specified by any subject provided that the **Memory Access Control Policy** allows that.
19 This is described by the security functional requirement “**Management of security attributes**
20 **(FMT_MSA.1)**”. The attributes are determined during TOE manufacturing (FMT_MSA.3) or set at run-
21 time (FMT_MSA.1).

22 From TOE’s point of view the different roles in the Smartcard Embedded Software can be distinguished
23 according to the memory based access control. However the definition of the roles belongs to the user
24 software.

25 The following Security Function Policy (SFP) **Memory Access Control Policy** is defined for the
26 requirement “Security attribute based access control (FDP_ACF.1)”:

27
28

29 7.2.1 Memory Access Control Policy

30 The TOE shall support the standard ARMv7 Protected Memory System Architecture model.
31 The MPU provides full support for:

- 32 • Protection regions.
- 33 • Overlapping protection regions, with ascending region priority:
 - 34 – Region 7 = highest priority.
 - 35 – Region 0 = lowest priority.
- 36 • Access permissions.
- 37 • MPU mismatches and permission violations invoke the programmable-priority MemManage fault
38 handler.

39 The MPU can be used to:

- 40 • Enforce privilege rules, preventing user applications from corrupting operating system data.
- 41 • Separate processes, blocking the active task from accessing other tasks’ data.
- 42 • Enforce access rules, allowing memory regions to be defined as read-only or detecting unexpected
43 memory accesses.

44

1 **Subjects, Objects and Operations of the policy**

- 2 • Subjects: privilege or non-privilege level of the ARM processor
3 • Objects: memory/code addresses
4 • Operations: Read a/o write a/o execute access
5

6 **Attributes of the policy:**

- 7 • MPU enable/disable bit.
8 • 8 regions with the following attributes
9 - A unique priority
10 - The enable bit
11 - the start address and size
12 - an access matrix which defines if an Operation of a Subject to an Object lying in the region is
13 allowed or denied
14 • The default region with the following security attribute:
15 - A bit which defines if an Operation for the Subject (privilege level) is allowed or if no Operation is
16 allowed for any Subject.
17

18 **Roles of the policy:**

19 The roles correspond 1-1 to the subjects.
20

21 **Properties of the policy:**

- 22 • If an address is contained in multiple enabled regions, then the region with the highest priority defines
23 the access rights.
24 • If an address is contained in no region then the default region defines the access rights.
25 • The region defining the access rights checks in the access matrix if the Subject has access to the
26 Object with respect to the desired Operation. In case the access is denied the MPU throws an access
27 violation exception.
28

29 The TOE shall meet the requirement “Subset access control (FDP_ACC.1)” as specified below.
30

31 FDP_ACC.1	Subset access control
32	Hierarchical to: No other components.
33	Dependencies: FDP_ACF.1 Security attribute based access control
34 FDP_ACC.1.1	The TSF shall enforce the <u>Memory Access Control Policy on all Subjects, all</u> 35 <u>Objects and all Operations.</u> 36 37

38 The TOE shall meet the requirement “Security attribute based access control (FDP_ACF.1)” as specified
39 below.
40

41 FDP_ACF.1	Security attribute based access control
42	Hierarchical to: No other components.
43	Dependencies: FDP_ACC.1 Subset access control
44	FMT_MSA.3 Static attribute initialization
45 FDP_ACF.1.1	The TSF shall enforce the <u>Memory Access Control Policy</u> to objects based on the 46 following: 47 <u>As specified in the definition of the memory access control policy .</u> 48

1 FDP_ACF.1.2 The TSF shall enforce the following rules to determine if an operation among
2 controlled subjects and controlled objects is allowed:
3 As specified in the definition of the memory access control policy.
4

5 FDP_ACF.1.3 The TSF shall explicitly authorize access of subjects to objects based on the
6 following additional rules: none.
7

8 FDP_ACF.1.4 The TSF shall explicitly deny access of subjects to objects based on the following
9 additional rules: none.
10

11
12 The TOE shall meet the requirement “Static attribute initialisation (FMT_MSA.3)” as specified below.
13

14 **FMT_MSA.3** Static attribute initialization
15

16 Hierarchical to: No other components.
17

18 Dependencies: FMT_MSA.1 Management of security attributes
19 FMT_SMR.1 security roles
20

21 FMT_MSA.3.1 The TSF shall enforce the Memory Access Control Policy to provide restrictive¹
22 default values for security attributes that are used to enforce the SFP.
23

24 FMT_MSA.3.2 The TSF shall allow the privilege level to specify alternative initial values to
25 override the default values when an object or information is created.
26
27

28 The TOE shall meet the requirement “Management of security attributes (FMT_MSA.1)” as specified
29 below:
30

31 **FMT_MSA.1** Management of security attributes
32

33 Hierarchical to: No other components.
34

35 Dependencies: [FDP_ACC.1 Subset access control or FDP_IFC.1 Subset
36 information flow control]
37 FMT_SMF.1 Specification of management functions
38 FMT_SMR.1 Security roles
39

40 FMT_MSA.1.1 The TSF shall enforce the Memory Access Control Policy to restrict the ability to
41 modify any security attributes² to the privilege level.
42

43 The TOE shall meet the requirement “Specification of management functions (FMT_SMF.1)” as specified
44 below:
45

46 **FMT_SMF.1** Specification of management functions
47

48 Hierarchical to: No other components
49

50 Dependencies: No dependencies

¹ The static definition of the access rules is documented in [7]

² editorially refined

1
2
3
4
5

FMT_SMF.1.1 The TSF shall be capable of performing the following security management functions: The privilege level shall be able to access the configuration registers of the MPU.

7.3 Support of Cipher Schemes

The following additional specific security functionality is implemented in the TOE:

FCS_COP.1 Cryptographic operation requires a cryptographic operation to be performed in accordance with a specified algorithm and with a cryptographic key of specified sizes. The specified algorithm and cryptographic key sizes can be based on an assigned standard; dependencies are discussed in Section 7.5.1.1.

The following additional specific security functionality is implemented in the TOE:

- Advanced Encryption Standard (AES)
- Triple Data Encryption Standard (3DES)
- Elliptic Curve Cryptography (EC)
- Rivest-Shamir-Adleman (RSA)¹

Preface regarding Security Level related to Cryptography:

The strength of the cryptographic algorithms was not rated in the course of the product certification (see BSI Section 9, Para.4, Clause 2). But Cryptographic Functionalities with a security level of lower than 100 bits can no longer be regarded as secure without considering the application context. Therefore for these functionalities it shall be checked whether the related crypto operations are appropriate for the intended system. Some further hints and guidelines can be derived from the 'Technische Richtlinie BSI TR-02102', www.bsi.bund.de.

Any Cryptographic Functionality that is marked in column '*Security Level above 100 Bits*' of the following table with '*no*' achieves a security level of lower than 100 Bits (in general context).

Table 16 TOE cryptographic functionality

Purpose	Cryptographic Mechanism	Standard of Implementation	Key Size in Bits	Security Level above 100 Bits
Key Agreement	ECDH	[X963]	Key sizes corresponding to the used elliptic curves P-192, P-224, K-163, K-233 [DSS] and brainpoolP{160, 192,224}r1, brainpoolP{160, 192,224}t1 [ECC]	No
	ECDH	[X963]	Key sizes corresponding to the used elliptic curves P-{256, 384, 521}, K-409, B-{283, 409} [DSS], brainpoolP{256,320,384,512}r1, brainpoolP{256,320,384,512}t1 [ECC]	Yes
Cryptographic Primitive	TDES in CBC mode	[N867] [N38A]	k = 112	No

¹ In case a user deselects the RSA and/or EC library, the TOE provides basic HW-related routines for RSA and/or EC calculations. For a secure library implementation the user has to implement additional countermeasures.

	TDES in ECB mode	[N867] [N38A]	k = 112	No
	TDES in CBC mode	[N867] [N38A]	k = 168	Yes
	TDES in ECB mode	[N867] [N38A]	k = 168	No
	TDES in CFB mode	[N867] [N38A]	k = 112	No
	TDES in CFB mode	[N867] [N38A]	k = 168	Yes
	TDES in CTR mode	[N867] [N38A]	k = 112	No
	TDES in CTR mode	[N867] [N38A]	k = 168	Yes
	AES in CBC mode	[N197] [N38A]	k = 128, 192, 256	Yes
	AES in ECB mode	[N197] [N38A]	k = 128, 192, 256	No
	AES in CTR mode	[N197] [N38A]	k = 128, 192, 256	Yes
	AES in CFB mode	[N197] [N38A]	k = 128, 192, 256	Yes
	RSA encryption / decryption / signature generation / verification (only modular exponentiation part)	[PKCS]	Modulus length = 1976 - 4096	Yes
	RSA encryption / decryption / signature generation / verification (only modular exponentiation part)	[PKCS]	Modulus length = 1024 - 1975	No
	ECDSA signature generation / verification	[X962]	Key sizes corresponding to the used elliptic curves P-192, K-163 [DSS] and brainpoolP{160, 192}r1, brainpoolP{160, 192}t1 [ECC]	No
	ECDSA signature generation / verification	[X962]	Key sizes corresponding to the used elliptic curves P-{224, 256, 384, 521}, K-{233, 409}, B-{233, 283, 409} [DSS], brainpoolP{224,256,320,384,512} r1, brainpoolP{224,256,320,384,512} t1 [ECC]	Yes

	Physical True RNG PTG.2	[6]	N/A	N/A
--	-------------------------	-----	-----	-----

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43

General statements with regard to Elliptic Curves:

The EC library is delivered as object code and in this way integrated in the user software. The certification covers the standard NIST [DSS] and Brainpool [ECC] Elliptic Curves with key lengths of 160, 163, 192, 224, 233, 256, 283, 320, 384, 409, 512 or 521 Bits, due to national AIS32 regulations by the BSI. Note that there are numerous other curve types, being also secure in terms of side channel attacks on this TOE, which the user can optionally add in the composition certification process.

7.3.1 Triple-DES Operation

The DES Operation of the TOE shall meet the requirement “Cryptographic operation (FCS_COP.1)” as specified below.

FCS_COP.1/DES Cryptographic operation

Hierarchical to: No other components.

Dependencies: [FDP_ITC.1 Import of user data without security attributes, or
 FDP_ITC.2 Import of user data with security attributes, or
 FCS_CKM.1 Cryptographic key management]
 FCS_CKM.4 Cryptographic key destruction

FCS_COP.1.1/DES The TSF shall perform encryption and decryption in accordance with a specified cryptographic algorithm Triple Data Encryption Standard (3DES) in Electronic Codebook mode (ECB), in Cipher Block Chaining mode (CBC) and with cryptographic key sizes of 2 x 56 bit or 3 x 56 bit, that meet the following standards:
[N867], [N38A]

Note: This SFR refers to the direct hardware interface of the DES SCP.

Note: The TOE can be delivered with the SCP accessible or blocked. In case the SCP is blocked, no 3DES computation supported by hardware is possible and this SFR is not applicable.

FCS_COP.1/DES_SCL_v2 Cryptographic operation

Hierarchical to: No other components.

Dependencies: [FDP_ITC.1 Import of user data without security attributes, or
 FDP_ITC.2 Import of user data with security attributes, or
 FCS_CKM.1 Cryptographic key management]
 FCS_CKM.4 Cryptographic key destruction

FCS_COP.1.1/DES_SCL_v2The TSF shall perform encryption and decryption in accordance with a specified cryptographic algorithm Triple Data Encryption Standard (3DES) in Electronic Codebook mode (ECB), the Cipher Block Chaining mode (CBC), Cipher Feedback mode (CFB), Counter mode (CTR) mode and with cryptographic key sizes of 2 x 56 bit or 3 x 56 bit, that meet the following standards:
[N867], [N38A]

1 Note: This SFR refers to the DES interface provided by the SCL v2.02.10.

2 Note: This TOE can be delivered with the SCP accessible or blocked. In case the SCP is blocked,
3 no 3DES computation supported by hardware is possible and this SFR is not applicable.

4 Note: The TOE can be delivered with the optional SCL v2.02.10. If the optional SCL v2.02.10. is
5 not available then this SFR is not applicable.

6

7 7.3.2 AES Operation

8 The AES Operation of the TOE shall meet the requirement “Cryptographic operation (FCS_COP.1)” as
9 specified below.

10 **FCS_COP.1/AES** Cryptographic operation

11 Hierarchical to: No other components.

12 Dependencies: [FDP_ITC.1 Import of user data without security attributes, or
13 FDP_ITC.2 Import of user data with security attributes, or
14 FCS_CKM.1 Cryptographic key generation]
15 FCS_CKM.4 Cryptographic key destruction

16 FCS_COP.1.1/AES The TSF shall perform encryption and decryption in accordance with a specified
17 cryptographic algorithm Advanced Encryption Standard (AES) in Electronic
18 Codebook mode (ECB) and in the Cipher Block Chaining mode (CBC) and
19 cryptographic key sizes of 128 bit or 192 bit or 256 bit that meet the following
20 standards:
21 [N197], [N38A]

22 Note: This SFR refers to the direct hardware SCP interface of the AES.

23 Note: The TOE can be delivered with the SCP accessible or blocked. In case the SCP is blocked,
24 no AES computation supported by hardware is possible and this SFR is not applicable.

25

26 **FCS_COP.1/AES_SCL_v2** Cryptographic operation

27 Hierarchical to: No other components.

28 Dependencies: [FDP_ITC.1 Import of user data without security attributes, or
29 FDP_ITC.2 Import of user data with security attributes, or
30 FCS_CKM.1 Cryptographic key generation]
31 FCS_CKM.4 Cryptographic key destruction

32 FCS_COP.1.1/AES_SCL_v2 The TSF shall perform encryption and decryption in accordance with a
33 specified cryptographic algorithm Advanced Encryption Standard (AES) in
34 Electronic Codebook mode (ECB), the Cipher Block Chaining mode (CBC), Cipher
35 Feedback mode (CFB), Counter (CTR) mode mode and cryptographic key sizes
36 of 128 bit or 192 bit or 256 bit that meet the following standards:
37 [N197], [N38A]

41 Note: This SFR refers to the DES interface provided by the SCL v2.02.010.

Note: This TOE can be delivered with the SCP accessible or blocked. In case the SCP is blocked, no AES computation supported by hardware is possible and this SFR is not applicable.

Note: The TOE can be delivered with the optional SCL SCL v2.02.010. If the optional SCL SCL v2.02.010 is not available then this SFR is not applicable.

7.3.3 Rivest-Shamir-Adleman (RSA) operation

The Modular Arithmetic Operation of the TOE shall meet the requirement “Cryptographic operation (FCS_COP.1)” as specified below.

FCS_COP.1/RSA Cryptographic operation

Hierarchical to: No other components.

Dependencies: [FDP_ITC.1 Import of user data without security attributes, or

FDP_ITC.2 Import of user data with security attributes, or

FCS_CKM.1 Cryptographic key generation]

FCS_CKM.4 Cryptographic key destruction

FCS_COP.1.1/RSA The TSF shall perform encryption, decryption, signature generation and verification in accordance with a specified cryptographic algorithm Rivest-Shamir-Adleman (RSA) and cryptographic key sizes of 1024 - 4096 bit that meet the following standards:

Encryption:

According to section 5.1.1 RSAEP in PKCS v2.1 RFC3447, without 5.1.1.1.

Decryption (with or without CRT):

According to section 5.1.2 RSADP in PKCS v2.1 RFC3447

for $u = 2$, i.e., without any (r, i, d, i, t, i), $i > 2$, therefore without 5.1.2.2.b (ii)&(v), without 5.1.2.1. 5.1.2.2.a, only supported up to $n < 2^{2048}$.

Signature Generation (with or without CRT): According to section 5.2.1 RSASP1 in PKCS v2.1 RFC3447

for $u = 2$, i.e., without any (r, i, d, i, t, i), $i > 2$, therefore without 5.2.1.2.b (ii)&(v), without 5.2.1.1. 5.2.1.2.a, only supported up to $n < 2^{2048}$.

Signature Verification:

According to section 5.2.2 RSAVP1 in PKCS v2.1 RFC3447, without 5.2.2.1.

Note: This TOE can be delivered with the Crypto2304T coprocessor accessible or blocked. In case the Crypto2304T is blocked, no RSA computation supported by hardware is possible and this SFR is not applicable.

Note: The TOE can be delivered with the optional RSA library v1.03.006 and/or v2.06.003. Either optional RSA library contains the RSA algorithms stated above. Each optional RSA library needs

1 *an accessible Crypto2304T. If neither optional RSA library is available then this SFR is not*
2 *applicable.*

5 **7.3.4 Rivest-Shamir-Adleman (RSA) key generation**

6 The key generation for the RSA shall meet the requirement “Cryptographic key generation
7 (FCS_CKM.1)” as specified below.

8
9 **FCS_CKM.1/RSA** Cryptographic key generation

10
11 Hierarchical to: No other components.

12
13 Dependencies: [FCS_CKM.2 Cryptographic key distribution, or
14 FCS_COP.1 Cryptographic operation]
15 FCS_CKM.4 Cryptographic key destruction

16
17 **FCS_CKM.1.1/RSA** The TSF shall generate cryptographic keys in accordance with a specified
18 cryptographic algorithm rsagen1 (PKCS v2.1 RFC3447) and specified
19 cryptographic key sizes of 1024 - 4096 bits that meet the following standard:
20 According to section 3.2(2) in PKCS v2.1 RFC3447,
21 for $u=2$, i.e., without any $(r_i, d_i, t_i), i > 2$.
22 For $p \times q < 2^{2048}$ additionally according to section 3.2(1).
23

24 *Note: This TOE can be delivered with the Crypto2304T coprocessor accessible or blocked. In case*
25 *the Crypto2304T is blocked, no RSA computation supported by hardware is possible and this SFR*
26 *is not applicable.*

27 *Note: The optional RSA library v2.06.003 contains the RSA algorithms stated above. The optional*
28 *RSA library needs an accessible Crypto2304T. If the optional RSA library v2.06.003 is not delivered*
29 *then this SFR is not applicable.*

31 **7.3.5 Elliptic Curve DSA (ECDSA) operation**

32 The Modular Arithmetic Operation of the TOE shall meet the requirement “Cryptographic operation
33 (FCS_COP.1)” as specified below.

34
35 **FCS_COP.1/ECDSA** Cryptographic operation

36 Hierarchical to: No other components.

37 Dependencies: [FDP_ITC.1 Import of user data without security attributes, or
38 FDP_ITC.2 Import of user data with security attributes, or
39 FCS_CKM.1 Cryptographic key generation]
40 FCS_CKM.4 Cryptographic key destruction

41
42 **FCS_COP.1.1/ECDSA** The TSF shall perform signature generation and signature verification in
43 accordance with a specified cryptographic algorithm ECDSA and cryptographic
44 key sizes 160, 163, 192, 224, 233, 256, 283, 320, 384, 409, 512 or 521 bits that
45 meet the following standard:

Signature Generation: _____

1. According to section 7.3 in ANSI X9.62 – 2005
Not implemented is step d) and e) thereof.
The output of step e) has to be provided as input to our function by the caller.
Deviation of step c) and f): _____
The jumps to step a) were substituted by a return of the function with an error code, the jumps are emulated by another call to our function.
2. According to sections 6.2 (6.2.2. + 6.2.3) in ISO/IEC 15946-2:2002
Not implemented is section 6.2.1:
The output of 5.4.2 has to be provided by the caller as input to the function.

Signature Verification:

1. According to section 7.4.1 in ANSI X9.62–2005
Not implemented is step b) and c) thereof.
The output of step c) has to be provided as input to our function by the caller.
Deviation of step d):
Beside noted calculation, our algorithm adds a random multiple of BasepointerOrder n to the calculated values u1 and u2.
2. According to sections 6.4 (6.4.1. + 6.4.3 + 6.4.4) in ISO/IEC 15946-2:2002
Not implemented is section 6.4.2:
The output of 5.4.2 has to be provided by the caller as input to the function.

Note: *This TOE can be delivered with the Crypto2304T coprocessor accessible or blocked. In case the Crypto2304T is blocked, no ECC computation supported by hardware is possible and this SFR is not applicable.*

Note: *The TOE can be delivered with the optional ECC library v1.03.006 and/or v2.06.003. Either optional ECC library contains the ECC algorithms stated above. Each optional ECC library needs an accessible Crypto2304T. If neither optional ECC library is available then this SFR is not applicable.*

7.3.6 Elliptic Curve (EC) key generation

The key generation for the EC shall meet the requirement “Cryptographic key generation (FCS_CKM.1)”

FCS_CKM.1/EC Cryptographic key generation

Hierarchical to: No other components.

Dependencies: FCS_CKM.2 Cryptographic key distribution, or FCS_COP.1 Cryptographic operation]

FCS_CKM.4 Cryptographic key destruction

1
2 **FCS_CKM.1.1/EC** The TSF shall generate cryptographic keys in accordance with a specified
3 cryptographic key generation algorithm Elliptic Curve EC specified in ANSI X9.62-
4 2005 and ISO/IEC 15946-1:2002 and specified cryptographic key sizes 160, 163,
5 192, 224, 233, 256, 283, 320, 384, 409, 512 or 521 bits that meet the following
6 standard:

7
8 ECDSA Key Generation:

9 1. According to the appendix A4.3 in ANSI X9.62-2005
10 the cofactor h is not supported.

11 2. According to section 6.1 (not 6.1.1) in ISO/IEC 15946-1:2002

12 *Note: This TOE can be delivered with the Crypto2304T coprocessor accessible or blocked. In case*
13 *the Crypto2304T is blocked, no ECC computation supported by hardware is possible and this SFR*
14 *is not applicable.*

15 *Note: The TOE can be delivered with the optional ECC library v1.03.006 and/or v2.06.003. Either*
16 *optional ECC library contains the ECC algorithms stated above. Each optional ECC library needs*
17 *an accessible Crypto2304T. If neither optional ECC library is available then this SFR is not*
18 *applicable.*

19 20 21 **7.3.7 Elliptic Curve Diffie-Hellman (ECDH) key agreement**

22 The Modular Arithmetic Operation of the TOE shall meet the requirement “Cryptographic
23 operation(FCS_COP.1)” as specified below.

24
25 **FCS_COP.1/ECDH** Cryptographic operation

26
27 Hierarchical to: No other components.

28
29 Dependencies: [FDP_ITC.1 Import of user data without security attributes, or

30
31 FDP_ITC.2 Import of user data with security attributes, or

32 FCS_CKM.1 Cryptographic key generation]

33 FCS_CKM.4 Cryptographic key destruction

34
35 **FCS_COP.1.1/ECDH** The TSF shall perform elliptic curve Diffie-Hellman key agreement in accordance
36 with a specified cryptographic algorithm ECDH and cryptographic key sizes of 160,
37 163, 192, 224, 233, 256, 283, 320, 384, 409, 512 or 521 bits that meet the
38 following standard:

39 1. According to section 5.4.1 in ANSI X9.63 – 2001: Unlike section 5.4.1.3 our,
40 implementation not only returns the x-coordinate of the shared secret, but
41 rather the x-coordinate and y-coordinate.

42 2. According to sections 8.4.2.1, 8.4.2.2, 8.4.2.3, and 8.4.2.4 in ISO/IEC 15946-
43 3:2002: The function enables the operations described in the four sections.

44
45 *Note: The certification covers the standard NIST [DSS] and Brainpool [ECC] Elliptic Curves with*
46 *key lengths of 160, 163, 192, 224, 233, 256, 283, 320, 384, 409, 512 or 521 Bits. Other types of*
47 *elliptic curves can be added by the user during a composite certification process.*

1 Note: For easy integration of EC functions into the user's operating system and/or application, the
2 library contains single cryptographic functions respectively primitives which are compliant to the
3 standard. The primitives are referenced above. Therefore, the library supports the user to develop
4 an application representing the standard if required.

5 Note: This TOE can be delivered with the Crypto2304T coprocessor accessible or blocked. In case
6 the Crypto2304T is blocked, no ECC computation supported by hardware is possible and this SFR
7 is not applicable.

8 Note: The TOE can be delivered with the optional ECC library v1.03.006 and/or v2.06.003. Either
9 optional ECC library contains the ECC algorithms stated above. Each optional ECC library needs
10 an accessible Crypto2304T. If neither optional ECC library is available then this SFR is not
11 applicable.

14 7.3.8 Data Integrity

15 The TOE shall meet the requirement "Stored data integrity monitoring (FDP_SDI.1)" as specified below:

16
17 **FDP_SDI.1** Stored data integrity monitoring

18
19 Hierarchical to: No other components

20
21 Dependencies: No dependencies

22
23 FDP_SDI.1.1 The TSF shall monitor user data stored in containers controlled by the TSF for
24 inconsistencies between stored data and corresponding EDC on all objects, based
25 on the following attributes: EDC value for RAM and ROM and ECC value for the
26 SOLID FLASH™ NVM and verification of stored data in the SOLID FLASH™ NVM.
27

28 The TOE shall meet the requirement "Stored data integrity monitoring and action (FDP_SDI.2)" as
29 specified below:

30
31 **FDP_SDI.2** Stored data integrity monitoring and action

32
33 Hierarchical to: FDP_SDI.1 stored data integrity monitoring

34
35 Dependencies: No dependencies

36
37 FDP_SDI.2.1 The TSF shall monitor user data stored in containers controlled by the TSF for
38 data integrity and one- and/or more-bit-errors on all objects, based on the following
39 attributes: corresponding EDC value for RAM and ROM and error correction ECC
40 for the SOLID FLASH™ NVM.
41

42 FDP_SDI.2.2 Upon detection of a data integrity error, the TSF shall correct 1 bit errors in the
43 SOLID FLASH™ NVM automatically and inform the user about more bit errors.
44
45

1 **7.4 TOE Security Assurance Requirements**

2 The evaluation assurance level is EAL5 augmented with ALC_DVS.2 and AVA_VAN.5. In the following
3 table, the security assurance requirements are given. The augmentation of the assurance components
4 compared to the Protection Profile [1] is expressed with bold letters.
5

Aspect	Acronym	Description	Refinement
Development	ADV_ARC.1	Security Architecture Description	in PP [1]
	ADV_FSP.5	Complete semiformal functional specification with additional error information	in ST
	ADV_IMP.1	Implementation representation of the TSF	in PP [1]
	ADV_INT.2	Well-structured internals	
	ADV_TDS.4	Semi-formal modular design	
Guidance Documents	AGD_OPE.1	Operational user guidance	in PP [1]
	AGD_PRE.1	Preparative procedures	in PP [1]
Life-Cycle Support	ALC_CMC.4	Production support, acceptance procedures and automation	in PP [1]
	ALC_CMS.5	Development tools CM coverage	in ST
	ALC_DEL.1	Delivery procedures	in PP [1]
	ALC_DVS.2	Sufficiency of security measures	in PP [1]
	ALC_LCD.1	Developer defined life-cycle model	
	ALC_TAT.2	Compliance with implementation standards	in ST
Security Target Evaluation	ASE_CCL.1	Conformance claims	
	ASE_ECD.1	Extended components definition	
	ASE_INT.1	ST introduction	
	ASE_OBJ.2	Security objectives	
	ASE_REQ.2	Derived security requirements	
	ASE_SPD.1	Security problem definition	
	ASE_TSS.1	TOE summary specification	
Tests	ATE_COV.2	Analysis of coverage	in PP [1]
	ATE_DPT.3	Testing: modular design	in ST
	ATE_FUN.1	Functional testing	
	ATE_IND.2	Independent testing - sample	
Vulnerability	AVA_VAN.5	Advanced methodical vulnerability	in PP [1]

Assessment		analysis	
------------	--	----------	--

1 **Table 17 Assurance components**

2 **7.4.1 Refinements**

3 Some refinements are taken unchanged from the PP [1]. In some cases a clarification is necessary. In
4 Table 16 an overview is given where the refinement is done.

5 Two refinements from the PP [1] have to be discussed here in the Security Target, as the assurance
6 level is increased.

7 Life cycle support (ALC_CMS, ALC_TAT)

8 The refinement from the PP [1] can be applied even at the chosen assurance level EAL 5 augmented
9 with ALC_CMS.5 and ALC_TAT.2. The assurance package ALC_CMS.4 is extended to ALC_CMS.5
10 with aspects regarding the configuration control system for the TOE. The assurance package
11 ALC_TAT.1 is extended to ALC_TAT.2 with aspects regarding the implementation standards for the
12 TOE. The refinements are not touched.

13 Functional Specification (ADV_FSP)

14 The refinement from the PP [1] can be applied even at the chosen assurance level EAL 5 augmented
15 with ADV_FSP.5. The assurance package ADV_FSP.4 is extended to ADV_FSP.5 with aspects
16 regarding the descriptive level. The level is increased from informal to semi-formal with informal
17 description. The refinement is not touched from this measure.

18 For details of the refinement see PP [1].

19 Tests (ATE_DPT.3)

20 The refinement from the PP [1] can be applied even at the chosen assurance level EAL 5 augmented
21 with ATE_DPT.3. The assurance package ATE_DPT.2 is augmented to ATE_DPT.3 relating to the
22 requirements of the assurance level EAL 5. The refinement is not touched.

23
24

25 **7.5 Security Requirements Rationale**

26 **7.5.1 Rationale for the Security Functional Requirements**

27 The security functional requirements rationale of the TOE are defined and described in PP [1] section 6.3
28 for the following security functional requirements: FDP_ITT.1, FDP_IFC.1, FPT_ITT.1, FPT_PHP.3,
29 FPT_FLS.1, FRU_FLT.2, FMT_LIM.1, FMT_LIM.2, FCS_RNG.1/HW and FAU_SAS.1.

30 The security functional requirements FPT_TST.2, FDP_ACC.1, FDP_ACF.1, FMT_MSA.1, FMT_MSA.3,
31 FMT_SMF.1, FCS_COP.1, FCS_CKM.1, FDP_SDI.1 and FDP_SDI.2 are defined in the following
32 description:

1 **Table 18 Rational for additional SFR in the ST**

Objective	TOE Security Functional Requirements
O.Add-Functions	FCS_COP.1/DES_SCL_v2 „Cryptographic operation“ FCS_COP.1/AES_SCL_v2 „Cryptographic operation“ FCS_COP.1/RSA „Cryptographic operation“ FCS_COP.1/ECDSA „Cryptographic operation“ FCS_COP.1/ECDH „Cryptographic operation“ FCS_CKM.1/RSA „Cryptographic key generation“ FCS_CKM.1/EC „Cryptographic key generation“
O.Phys-Manipulation	FPT_TST.2 „ Subset TOE security testing “
O.Mem-Access	FDP_ACC.1 “Subset access control” FDP_ACF.1 “Security attribute based access control” FMT_MSA.3 “Static attribute initialisation” FMT_MSA.1 “Management of security attributes” FMT_SMF.1 “Specification of Management Functions”
O.Malfunction	FDP_SDI.1 „Stored data integrity monitoring“ FDP_SDI.2 „Stored data integrity monitoring and action“

2

3 The table above gives an overview, how the security functional requirements are combined to meet the
4 security objectives. The detailed justification is given in the following:

5 The justification related to the security objective “Additional Specific Security Functionality
6 (O.Add-Functions)” is as follows:

7 The security functional requirement(s) “Cryptographic operation (FCS_COP.1)” exactly requires those
8 functions to be implemented which are demanded by O.Add-Functions. FCS_CKM.1/RSA¹ supports the
9 generation of RSA keys, FCS_CKM.1/EC supports the generation of EC keys needed for this
10 cryptographic operations. Therefore, FCS_COP.1/RSA, FCS_COP.1/ECDSA, FCS_COP.1/ECDH,
11 FCS_CKM.1/RSA and FCS_CKM/EC are suitable to meet the security objective. The use of the
12 supporting libraries Toolbox and Base has no impact on any security functional requirement nor does its
13 use generate additional requirements.

14 Nevertheless, the developer of the Smartcard Embedded Software must ensure that the additional
15 functions are used as specified and that the User Data processed by these functions are protected as
16 defined for the application context. These issues are addressed by the specific security functional
17 requirements:

- 18 • [FDP_ITC.1 Import of user data without security attributes or
19 FDP_ITC.2 Import of user data with security attributes or
20 FCS_CKM.1 Cryptographic key generation],
- 21 • FCS_CKM.4 Cryptographic key destruction.

22

23 All these requirements have to be fulfilled to support OE.Resp-Appl for FCS_COP.1/DES_SCL_v2,
24 FCS_COP.1/AES_SCL_v2. For the FCS_COP.1/RSA, FCS_COP.1/ECDSA, FCS_COP.1/ECDH,
25 FCS_CKM.1/RSA and FCS_CKM.1/EC are optional, since they are fulfilled by the TOE or may be
26 fulfilled by the environment as the user can generate keys externally additionally.

¹ Generation of RSA key pairs is only provided by version 2.06.003 of the library

1 The security functional requirements required to meet the security objectives O.Leak-Inherent, O.Phys-
2 Probing, O.Malfunction, O.Phys-Manipulation and O.Leak-Forced define how to implement the specific
3 security functionality. However, key-dependent functions could be implemented in the Smartcard
4 Embedded Software.

5 The usage of cryptographic algorithms requires the use of appropriate keys. Otherwise these
6 cryptographic functions do not provide security. The keys have to be unique with a very high probability,
7 and must have a certain cryptographic strength etc. In case of a key import into the TOE (which is
8 usually after TOE delivery) it has to be ensured that quality and confidentiality are maintained. Keys for
9 3DES and AES are provided by the environment, the keys for EC algorithms can be provided either by
10 the TOE or the environment. The keys for the RSA algorithms can be provided by the TOE if the
11 customer orders version 2.06.003 of the RSA library or have to be provided by the environment.

12 In this ST the objectives for the environment OE.Plat-Appl and OE.Resp-Appl have been clarified. The
13 Smartcard Embedded Software defines the use of the cryptographic functions FCS_COP.1 provided by
14 the TOE. The requirements for the environment FDP_ITC.1, FDP_ITC.2, FCS_CKM.1 and FCS_CKM.4
15 support an appropriate key management. These security requirements are suitable to meet OE.Resp-
16 Appl.

17 The justification of the security objective and the additional requirements (both for the TOE and its
18 environment) show that they do not contradict to the rationale already given in the Protection Profile for
19 the assumptions, policy and threats defined there.

20 The security functional component Subset TOE security testing (FPT_TST.2) has been newly created
21 (Common Criteria Part 2 extended). This component allows that particular parts of the security
22 mechanisms and functions provided by the TOE can be tested after TOE Delivery. This security
23 functional component is used instead of the functional component FPT_TST.1 from Common Criteria
24 Part 2. For the user it is important to know which security functions or mechanisms can be tested. The
25 functional component FPT_TST.1 does not mandate to explicitly specify the security functions being
26 tested. In addition, FPT_TST.1 requires verification of the integrity of TSF data and stored TSF
27 executable code which might violate the security policy.

28 The tested security enforcing functions are SF_DPM Device Phase Management and SF_PMA
29 Protection against modifying attacks.

30 The security functional requirement FPT_TST.2 will detect attempts to conduct a physical manipulation
31 on the monitoring functions of the TOE. The objective of FPT_TST.2 is O.Phys-Manipulation. The
32 physical manipulation will be tried to overcome security enforcing functions.

33 The security functional requirement "Subset access control (FDP_ACC.1)" with the related Security
34 Function Policy (SFP) "Memory Access Control Policy" exactly require the implementation of an area
35 based memory access control as required by O.Mem-Access. The related TOE security functional
36 requirements FDP_ACC.1, FDP_ACF.1, FMT_MSA.3, FMT_MSA.1 and FMT_SMF.1 cover this security
37 objective. The implementation of these functional requirements is represented by the dedicated privilege
38 level concept.

39 The justification of the security objective and the additional requirements show that they do not contradict
40 to the rationale already given in the Protection Profile for the assumptions, policy and threats defined
41 there. Moreover, these additional security functional requirements cover the requirements by [3] user
42 data protection of chapter 11 which are not refined by the PP [1].

43 Nevertheless, the developer of the Smartcard Embedded Software must ensure that the additional
44 functions are used as specified and that the User Data processed by these functions are protected as
45 defined for the application context. The TOE only provides the tool to implement the policy defined in the
46 context of the application.

47 The justification related to the security objective "Protection against Malfunction due to Environmental
48 Stress (O.Malfunction)" is as follows:

1 The security functional requirement “Stored data integrity monitoring (FDP_SDI.1)” requires the
2 implementation of an Error Detection (EDC) algorithm which detects integrity errors of the data stored in
3 RAM, ROM and SOLID FLASH™ NVM (in the SOLID FLASH™ NVM more bit errors are detected). By
4 this the malfunction of the TOE using corrupt data is prevented. Therefore FDP_SDI.1 is suitable to meet
5 the security objective.

6 The security functional requirement “Stored data integrity monitoring and action (FDP_SDI.2)” requires
7 the implementation of an integrity observation and correction which is implemented by the Error
8 Detection (EDC) and Error Correction (ECC) measures. The EDC is present in RAM and ROM of the
9 TOE while the ECC is realized in the SOLID FLASH™ NVM. These measures detect and inform about
10 one and more bit errors. In case of the SOLID FLASH™ NVM 1 bit errors of the data are corrected
11 automatically. By the ECC mechanisms it is prevented that the TOE uses corrupt data. Therefore
12 FDP_SDI.2 is suitable to meet the security objective.

13 The CC part 2 defines the component FIA_SOS.2, which is similar to FCS_RNG.1, as follows:

14 **FIA_SOS.2** TSF Generation of secrets

15 Hierarchical to: No other components.

16 Dependencies: No dependencies.

17 FIA_SOS.2.1 The TSF shall provide a mechanism to generate secrets that meet
18 [assignment: *a defined quality metric*].

19 FIA_SOS.2.2 The TSF shall be able to enforce the use of TSF generated secrets for
20 [assignment: *list of TSF functions*].

21
22
23 The CC part 2, annex G.3 [3], states: “This family defines requirements for mechanisms that enforce
24 defined quality metrics on provided secrets, and generate secrets to satisfy the defined metric“. Even the
25 operation in the element FIA_SOS.2.2 allows listing the TSF functions using the generated secrets.
26 Because all applications discussed in annex G.3 are related to authentication, the component
27 FIA_SOS.2 is also intended for authentication purposes while the term “secret” is not limited to
28 authentication data (cf. CC part 2, paragraphs 39-42).

29 Paragraph 685 in the CC part 2 [3] recommends use of the component FCS_CKM.1 to address random
30 number generation. However, this may hide the nature of the secrets used for key generation and does
31 not allow describing random number generation for other cryptographic methods (e.g., challenges,
32 padding), authentication (e.g., password seeds), or other purposes (e.g., blinding as a countermeasure
33 against side channel attacks).

34 The component FCS_RNG addresses general RNG, the use of which includes but is not limited to
35 cryptographic mechanisms. FCS_RNG allows to specify requirements for the generation of random
36 numbers including necessary information for the intended use. These details describe the quality of the
37 generated data where other security services rely on. Thus by using FCS_RNG a ST or PP author is
38 able to express a coherent set of SFRs that include or use the generation of random numbers as a
39 security service.

40 41 **7.5.1.1 Dependencies of Security Functional Requirements**

42 The dependence of security functional requirements are defined and described in PP [1] section 6.3.2 for
43 the following security functional requirements: FDP_ITT.1, FDP_IFC.1, FPT_ITT.1, FPT_PHP.3,
44 FPT_FLS.1, FRU_FLT.2, FMT_LIM.1, FMT_LIM.2, FCS_RNG.1/HW and FAU_SAS.1.

45 The dependence of security functional requirements for the security functional requirements FPT_TST.2,
46 FDP_ACC.1, FDP_ACF.1, FMT_MSA.1, FMT_MSA.3, FMT_SMF.1, FCS_COP.1, FCS_CKM.1,
47 FDP_SDI.1 and FDP_SDI.2 are defined in the following description.

1 **Table 19 Dependency for cryptographic operation requirement**

Security Functional Requirement	Dependencies	Fulfilled by security requirements
FCS_COP.1/DES_SCL_v2	FDP_ITC.1 or FDP_ITC.2 or FCS_CKM.1	Yes, see comment 2
	FCS_CKM.4	Yes, see comment 2
FCS_COP.1/AES_SCL_v2	FDP_ITC.1 or FDP_ITC.2 or FCS_CKM.1	Yes, see comment 2
	FCS_CKM.4	Yes, see comment 2
FCS_COP.1/RSA	FDP_ITC.1 or FDP_ITC.2 or FCS_CKM.1	Yes, see comment 2
	FCS_CKM.4	Yes, see comment 2
FCS_CKM.1/RSA ¹	FCS_CKM.2 or FCS_COP.1	Yes
	FCS_CKM.4	Yes, see comment 2
FCS_COP.1/ECDSA	FDP_ITC.1 or FDP_ITC.2 or FCS_CKM.1	Yes
	FCS_CKM.4	Yes, see comment 2
FCS_CKM.1/EC	FCS_CKM.2 or FCS_COP.1	Yes
	FCS_CKM.4	Yes, see comment 2
FCS_COP.1/ECDH	FDP_ITC.1 or FDP_ITC.2 or FCS_CKM.1	Yes
	FCS_CKM.4	Yes, see comment 2
FPT_TST.2	None	N/A
FDP_ACC.1	FDP_ACF.1	Yes
FDP_ACF.1	FDP_ACC.1	Yes
	FMT_MSA.3	Yes
FMT_MSA.3	FMT_MSA.1	Yes
	FMT_SMR.1	Not required, see comment 1
FMT_MSA.1	FDP_ACC.1 or FDP_IFC.1	Yes
	FMT_SMR.1	Not required, see comment 1
	FMT_SMF.1	Yes
FMT_SMF.1	None	N/A
FDP_SDI.1	None	N/A
FDP_SDI.2	None	N/A

2

3 Comment 1:

4 The dependency FMT_SMR.1 introduced by the two components FMT_MSA.1 and FMT_MSA.3 is
5 considered to be satisfied because the access control specified for the intended TOE is not role-based
6 but enforced for each subject. Therefore, there is no need to identify roles in form of a security functional
7 requirement FMT_SMR.1.

¹ Generation of RSA key pairs is only provided by version 2.06.003 of the library

1 Comment 2:

2 The security functional requirement “Cryptographic operation (FCS_COP.1)” met by the TOE, has the
3 following dependencies:

- 4 • [FDP_ITC.1 Import of user data without security attributes, or
- 5 • FDP_ITC.2 Import of user data with security attributes, or
- 6 • FCS_CKM.1 Cryptographic key generation] and
- 7 • FCS_CKM.4 Cryptographic key destruction.

8 The security functional requirement “Cryptographic key management (FCS_CKM)” met by TOE, has the
9 following dependencies:

- 10 • [FCS_CKM.2 Cryptographic key distribution, or
- 11 • FCS_COP.1 Cryptographic operation] and
- 12 • FCS_CKM.4 Cryptographic key destruction.

13 These requirements all address the appropriate management of cryptographic keys used by the
14 specified cryptographic function and are not part of the PP [1]. Most requirements concerning key
15 management shall be fulfilled by the environment since the Smartcard Embedded Software is designed
16 for a specific application context and uses the cryptographic functions provided by the TOE.

17 For the security functional requirement FCS_COP.1/DES_SCL_v2 and FCS_COP.1/AES_SCL_v2 the
18 respective dependencies [FCS_CKM.1 or FDP_ITC.1 or FDP_ITC.2] and FCS_CKM.4 have to be
19 fulfilled by the environment. That means that the environment shall meet the requirement FCS_CKM.1
20 as defined in [3], section 10.1 or shall meet the requirements FDP_ITC.1 or FDP_ITC.2 as defined in [3],
21 section 11.7. In addition the environment shall meet the requirement FCS_CKM.4 as defined in [3],
22 section 10.1.

23 For the security functional requirements FCS_COP.1/ECDSA, and FCS_COP.1/ECDH, the respective
24 dependencies FCS_CKM.4 has to be fulfilled by the environment. That means that the environment shall
25 meet the requirement FCS_CKM.4 as defined in [3], section 10.1. The TOE already provides the key
26 generation (FCS_CKM.1/EC), however the environment can of course implement its own key generation
27 or key importort ([FCS_CKM.1 or FDP_ITC.1 or FDP_ITC.2]).

28 For the security functional requirement FCS_COP.1/RSA the dependency [FCS_CKM.1 or FDP_ITC.1
29 or FDP_ITC.2] is already fulfilled in case library version 2.06.003 is ordered due to the implemented RSA
30 key generation (FCS_CKM.1/RSA). However if version 1.03.006 is ordered, the environment has to fulfil
31 the dependency [FCS_CKM.1 or FDP_ITC.1 or FDP_ITC.2]. This means that the environment shall
32 meet the requirement FCS_CKM.1 as defined in [3], section 10.1 or shall meet the requirements
33 FDP_ITC.1 or FDP_ITC.2 as defined in [3], section 11.7. Independent of the chosen library version, the
34 environment has to fulfil the dependency FCS_CKM.4. This means that the environment shall meet the
35 requirement FCS_CKM.4 as defined in [3], section 10.1.

36 For the security functional requirement FCS_CKM.1/RSA¹ and FCS_CKM.1/EC the respective
37 dependency FCS_COP.1 is fulfilled by the TOE. The respective dependency FCS_CKM.4 has to be
38 fulfilled by the environment. That means, the environment shall meet the requirement FCS_CKM.4 as
39 defined in [3], section 10.1.

40 The cryptographic libraries RSA and EC and the Toolbox library are delivery options. If one of the
41 libraries RSA, EC or Toolbox are delivered, the asymmetric Base Lib is automatically part of it. Therefore
42 the user may choose a free combination of these libraries. In case of deselecting one or several of these
43 libraries the TOE does not provide the respective functionality Additional Specific Security Functionality
44 Rivest-Shamir-Adleman Cryptography (RSA) and/or Elliptic Curve Cryptography (EC). The Toolbox and
45 asymmetric Base Library are no cryptographic libraries and provide no additional specific security
46 functionality.

¹ Generation of RSA key pairs is only provided by version 2.06.003 of the library

1

2 **7.5.2 Rationale of the Assurance Requirements**

3 The chosen assurance level EAL5 and the augmentation with the requirements ALC_DVS.2 and
4 AVA_VAN.5 were chosen in order to meet the assurance expectations explained in the following
5 paragraphs. In Table 17 the different assurance levels are shown as well as the augmentations. The
6 augmentations are in compliance with the Protection Profile.

7 An assurance level EAL5 with the augmentations ALC_DVS.2 and AVA_VAN.5 are required for this type
8 of TOE since it is intended to defend against highly sophisticated attacks without protective environment.
9 This evaluation assurance package was selected to permit a developer to gain maximum assurance
10 from positive security engineering based on good commercial practices. In order to provide a meaningful
11 level of assurance that the TOE provides an adequate level of defence against such attacks, the
12 evaluators should have access to all information regarding the TOE including the TSF internals, the low
13 level design and source code including the testing of the modular design. Additionally the mandatory
14 technical document “Application of Attack Potential to Smartcards” [10] shall be taken as a basis for the
15 vulnerability analysis of the TOE.

16

17

18 **ALC_DVS.2 Sufficiency of security measures**

19 Development security is concerned with physical, procedural, personnel and other technical measures
20 that may be used in the development environment to protect the TOE.

21 In the particular case of a Security IC the TOE is developed and produced within a complex and
22 distributed industrial process which must especially be protected. Details about the implementation, (e.g.
23 from design, test and development tools as well as Initialization Data) may make such attacks easier.
24 Therefore, in the case of a Security IC, maintaining the confidentiality of the design is very important.

25 This assurance component is a higher hierarchical component to EAL5 (which only requires
26 ALC_DVS.1). ALC_DVS.2 has no dependencies.

1 **AVA_VAN.5 Advanced methodical vulnerability analysis**

2 Due to the intended use of the TOE, it must be shown to be highly resistant to penetration attacks. This
3 assurance requirement is achieved by the AVA_VAN.5 component.

4 Independent vulnerability analysis is based on highly detailed technical information. The main intent of
5 the evaluator analysis is to determine that the TOE is resistant to penetration attacks performed by an
6 attacker possessing high attack potential.

7 AVA_VAN.5 has dependencies to ADV_ARC.1 “Security architecture description”, ADV_FSP.2 “Security
8 enforcing functional specification”, ADV_TDS.3 “Basic modular design”, ADV_IMP.1 “Implementation
9 representation of the TSF”, AGD_OPE.1 “Operational user guidance”, and AGD_PRE.1 “Preparative
10 procedures”.

11 All these dependencies are satisfied by EAL5.

12 It has to be assumed that attackers with high attack potential try to attack Security ICs like smart cards
13 used for digital signature applications or payment systems. Therefore, specifically AVA_VAN.5 was
14 chosen in order to assure that even these attackers cannot successfully attack the TOE.

15

8 TOE Summary Specification (ASE_TSS)

The product overview is given in section 2.1. In the following the Security Features are described and the relation to the security functional requirements is shown.

The TOE is equipped with following Security Features to meet the security functional requirements:

- SF_DPM Device Phase Management
- SF_PS Protection against Snooping
- SF_PMA Protection against Modification Attacks
- SF_PLA Protection against Logical Attacks
- SF_CS Cryptographic Support

The following description of the Security Features is a complete representation of the TSF.

8.1 SF_DPM: Device Phase Management

The life cycle of the TOE is split-up in several phases. Chip development and production (phase 2, 3, 4) and final use (phase 4-7) is a rough split-up from TOE point of view. These phases are implemented in the TOE as test mode (phase 3) and user mode (phase 4-7).

In addition a chip identification mode exists which is active in all phases. The chip identification data (O.Identification) is stored in a in the not changeable configuration page area and non-volatile memory. In the same area further TOE configuration data is stored. In addition, user initialization data can be stored in the non-volatile memory during the production phase as well. During this first data programming, the TOE is still in the secure environment and in Test Mode.

The covered security functional requirement is FAU_SAS.1 "Audit storage".

During start-up of the TOE the decision for one of the various operation modes is taken dependent on phase identifiers. The decision of accessing a certain mode is defined as phase entry protection. The phases follow also a defined and protected sequence. The sequence of the phases is protected by means of authentication.

The covered security functional requirements are FMT_LIM.1 "Limited capabilities" and FMT_LIM.2 "Limited availability".

During the production phase (phase 3 and 4) or after the delivery to the customer (phase 5 or phase 6), the TOE provides the possibility to download a user specific encryption key and user code and data into the empty (erased) SOLID FLASH™ NVM memory area as specified by the associated control information of the Flash Loader software. After finishing the load operation, the Flash Loader can be permanently deactivated, so that no further load operation with the Flash Loader is possible. These procedures are defined as phase operation limitation.

The covered security functional requirement is FMT_LIM.2 "Limited availability".

During operation within a phase the accesses to memories are granted by the MPU controlled access rights and related levels.

The covered security functional requirements are FDP_ACC.1 "Subset access control", FDP_ACF.1 "Security attribute based access control" and FMT_MSA.1 "Management of security attributes".

In addition, during each start-up of the TOE the address ranges and access rights are initialized by the Boot Software (BOS) with predefined values.

The covered security functional requirement is FMT_MSA.3 "Static attribute initialisation".

The TOE clearly defines access rights and levels in conjunction with the appropriate key management in dependency of the firmware or software to be executed.

The covered security functional requirement is FMT_SMF.1 "Specification of Management functions".

1 Each operation phase is protected by means of authentication and encryption.
2 The covered security functional requirements are FPT_ITT.1 “Basic internal TSF data transfer
3 protection” and FDP_IFC.1 “Subset information flow control”. If any comparison of the authentication
4 code fails a direct security reset is performed. The covered security functional requirements is
5 FPT_FLS.1 “Failure with preservation of secure state”.

6 The **SF_DPM** “Device Phase Management” covers the security functional requirements FPT_FLS.1,
7 FAU_SAS.1, FMT_LIM.1, FMT_LIM.2, FDP_ACC.1, FDP_ACF.1, FMT_MSA.1, FMT_MSA.3,
8 FMT_SMF.1, FPT_ITT.1 and FDP_IFC.1.

10 8.2 SF_PS: Protection against Snooping

11 Several mechanisms protect the TOE against snooping the design or the user data during operation and
12 even if it is out of operation (power down).

13 The entire design is kept in a non standard way to prevent attacks using standard analysis methods.
14 Important parts of the chip are especially designed to counter leakage or side channel attacks like
15 DPA/SPA or EMA/DEMA. Therefore, even the physical data gaining is difficult to perform, since timing
16 and current consumption is independent of the processed data. In the design a number of components
17 are automatically synthesized and mixed up to disguise an attacker and to make an analysis more
18 difficult.

19 The covered security functional requirement is FPT_PHP.3 “Resistance to physical attack”.

20 A further protective design method used is secure wiring. All security critical wires have been identified
21 and protected by special routing measures against probing. Additionally the wires are embedded into
22 shield lines and used as normal signal lines for operation of the chip to prevent successful probing. This
23 measurement is called “security optimized wiring”.

24 The covered security functional requirements are FPT_PHP.3 “Resistance to physical attack”,
25 FPT_ITT.1 “Basic internal TSF data transfer protection”, FPT_FLS.1 “Failure with preservation of secure
26 state” and FDP_ITT.1 “Basic internal transfer protection”.

27 All contents of the memories RAM, ROM and SOLID FLASH™ NVM of the TOE are encrypted on chip to
28 protect them against data analysis.

29 In addition the data transferred over the memory bus to and from (bi-directional encryption) the CPU, Co-
30 processor (Crypto2304T and SCP), the special SFRs and the peripheral devices (CRC, RNG and Timer)
31 are transported encrypted with an automatically dynamic key change.

32 The encryption of the memory content is done by the MED using a proprietary cryptographic algorithm
33 and a complex key management providing protection against cryptographic analysis attacks. This means
34 that the SOLID FLASH™ NVM, RAM, ROM and the bus are encrypted with module dedicated and
35 dynamic keys. The only key remaining static over the product life cycle is the specific ROM key changing
36 from mask to mask.

37 All security relevant transfer of addresses or data via the peripheral bus is dynamically masked and thus
38 protected against readout and analysis.

39 The function Trash Register Writes can be activated by the user to hide the fact if an register has been
40 written.

41 The covered security functional requirements are FDP_IFC.1 “Subset information flow control”,
42 FPT_PHP.3 “Resistance to physical attack”, FPT_ITT.1 “Basic internal TSF data transfer protection”,
43 FPT_FLS.1 “Failure with preservation of secure state” and FDP_ITT.1 “Basic internal transfer
44 protection”.

45
46 The **SF_PS** “Protection against Snooping” covers the security functional requirements FPT_PHP.3,
47 FDP_IFC.1, FPT_ITT.1, FPT_FLS.1 and FDP_ITT.1.

8.3 SF_PMA: Protection against Modifying Attacks

The TOE is equipped with an error detection code (EDC) for protecting RAM and ROM and an ECC, which is realized in the SOLID FLASH™ NVM. Thus introduced failures are securely detected and, in terms of single bit errors in the SOLID FLASH™ NVM also automatically corrected (FDP_SDI.2). For SOLID FLASH™ NVM in case of more than one bit errors and for RAM in case of any bit errors detected, a security alarm is triggered.

In order to prevent accidental bit faults during production in the ROM, over the data stored in ROM an EDC value is calculated (FDP_SDI.1).

The covered security functional requirements are FRU_FLT.2 “Limited fault tolerance“, FDP_PHP.3 “Resistance to physical attack“, FDP_SDI.1 “Stored data integrity monitoring” and FDP_SDI.2 “Stored data integrity monitoring and action”.

If a user tears the card resulting in a power off situation during an SOLID FLASH™ NVM programming operation or if other perturbation is applied, no data or content loss occurs and the TOE restarts power on. The NVM tearing save write functionality covers FDP_SDI.1 “Stored data integrity monitoring” as the new data to be programmed are checked for integrity and correct programming before the page with the old data becomes valid.

The covered security functional requirement are FPT_PHP.3 “Resistance to physical attack“, since these measures make it difficult to manipulate the write process of the NVM, FPT_FLS.1 “Failure with preservation of secure state“and FDP_SDI.1 “Stored data integrity monitoring”.

In the case that a physical manipulation or a physical probing attack is detected, the processing of the TOE is immediately stopped and the TOE enters a secure state called security reset.

The covered security functional requirements are FPT_FLS.1 “Failure with preservation of secure state“, FPT_PHP.3 “Resistance to physical attack” and FPT_TST.2 “Subset TOE security testing”.

As physical effects or manipulative attacks may also address the program flow of the user software, two watchdog timers each with a check point register function are implemented. This feature allows the user to check the correct processing time and the integrity of the program flow of the user software.

The Instruction Stream Signature Checking (ISS) calculates a hash about all executed instructions and automatically checks the correctness of this hash value. If the code execution follows an illegal path an alarm is triggered.

Another measure against modifying and perturbation respectively differential fault attacks (DFA) is the implementation of backward calculation in the SCP. By this induced errors are discovered.

The covered security functional requirements are FPT_FLS.1 “Failure with preservation of secure state“, FDP_IFC.1 “Subset information flow control“, FPT_ITT.1 “Basic internal transfer protection“, FDP_ITT.1 “Basic internal transfer protection” and FDP_PHP.3 “Resistance to physical attack”.

During start up, the TOE performs various configurations and subsystem tests. After the TOE startup has finished, the operating system or application can call the User Mode Security Life Control (UMSLC) test provided by the Resource Management System. The UMSLC checks the alarm lines and/or the different security functions and sensors for correct operation. The test can be triggered by user software during normal operation. As attempts to modify the security features will be detected from the test, the covered security functional requirement is FPT_TST.2 “Subset TOE security testing”.

The correct function of the TOE is only given in the specified range of the environmental operating parameters. To prevent an attack exploiting that circumstance the TOE is equipped with a temperature sensor, glitch sensor and backside light detection. The TOE falls into the defined secure state in case of a specified range violation. The defined secure state causes the chip internal reset process. Note that the specified range checking can only work when the TOE is running and can not prevent reverse engineering.

The covered security functional requirements are FRU_FLT.2 “Limited fault tolerance” and FPT_FLS.1 “Failure with preservation of secure state“.

1 The **SF_PMA** “Protection against Modifying Attacks” covers the security functional requirements
2 FPT_PHP.3, FDP_IFC.1, FPT_ITT.1, FDP_ITT.1, FPT_TST.2, FDP_SDI.1, FDP_SDI.2, FRU_FLT.2 and
3 FPT_FLS.1.

5 **8.4 SF_PLA: Protection against Logical Attacks**

6 The memory model of the TOE provides two distinct, independent levels called the privileged and non-
7 privilege level and the possibility to define up to eight memory regions with different access rights
8 enforced by the Management Protection Unit (MPU). This gives the user software the possibility to
9 define different access rights for the regions 0 to 7 for privilege or non-privilege level. In the case of an
10 access violation the MPU will trigger a trap. The policy of setting up the MPU and specifying the memory
11 ranges for the regions (0 to 7) is defined from the user software.

12 The covered security functional requirements are FDP_ACC.1 “Subset access control”, FDP_ACF.1
13 “Security attribute based access control”, FMT_MSA.1 “Management of security attributes”, FMT_MSA.3
14 “Static attribute initialisation” and FMT_SMF.1 “Specification of Management functions”.

15 All memories present on the TOE (NVM, ROM, RAM) are encrypted using individual keys assigned by
16 complex key management. In case of security critical error a security alarm is generated and the TOE
17 ends up in a secure state.

18 The covered security functional requirements are FDP_ACF.1 “Security attribute based access control”
19 and FPT_FLS.1 “Failure with preservation of secure state”.

20 The **SF_PLA** “Protection against Logical Attacks” covers the security functional requirements
21 FDP_ACC.1, FDP_ACF.1, FMT_MSA.1, FMT_MSA.3, FPT_FLS.1 and FMT_SMF.1.

23 **8.5 SF_CS: Cryptographic Support**

24 The TOE is equipped an asymmetric and a symmetric hardware accelerators to support the standard
25 symmetric and asymmetric cryptographic operations. This security function is introduced to include the
26 cryptographic operation in the scope of the evaluation as the cryptographic function respectively
27 mathematic algorithm itself is not used from the TOE security policy. The components are a co-
28 processor supporting the DES and AES algorithms and a co-processor and software modules to support
29 RSA cryptography, RSA key generation, EC signature generation and verification, ECDH key agreement
30 and EC public key calculation and testing. Additionally the TOE is equipped with a True Random
31 Number Generator for the generation of random numbers.

32 **8.5.1 3DES encryption**

33 The TOE supports the encryption and decryption in accordance with the specified cryptographic
34 algorithm Triple Data Encryption Standard (3DES) in the Electronic Codebook Mode (ECB), Cipher
35 Block Chaining Mode (CBC), Cipher Feedback (CFB), Counter (CTR) Modes and with cryptographic key
36 sizes of 112 bit or 168 bit meeting the standard:

37 National Institute of Standards and Technology (NIST), Technology Administration, U.S. Department of
38 Commerce, NIST Special Publication 800-67, Recommendation for the Triple Data Encryption Algorithm
39 (TDEA) Block Cipher, Revised January 2012, Revision 1
40 and
41 NIST Special Publication 800-38A, Edition 2001

42 The covered security functional requirements are

- 43 1. FCS_COP.1/DES: By directly programming the hardware registers of the symmetric coprocessor.
- 44 2. FCS_COP.1/DES_SCL_v2: By using the interface of the optional SCL. This library contains additional
45 countermeasures.

Note: This TOE can be delivered with the SCP accessible or blocked. The blocking depends on the customer demands prior to the production of the hardware. In case the SCP is blocked, no DES computation supported by hardware is possible and this TSF will not be provided.

Note: The TOE can also be delivered with the optional SCL. The optional SCL contains hardened DES algorithms. The optional SCL needs an accessible SCP.

8.5.2 AES encryption

The TSF supports the encryption and decryption in accordance with the specified cryptographic algorithm Advanced Encryption Standard (AES) in the Electronic Codebook Mode (ECB), Cipher Block Chaining Mode (CBC), Cipher Feedback (CFB), Counter (CTR) Modes and cryptographic key sizes of 128 bit or 192 bit or 256 bit according to the standard:

U.S. Department of Commerce, National Institute of Standards and Technology, Information Technology Laboratory (ITL), Advanced Encryption Standard (AES), FIPS PUB 197 and NIST Special Publication 800-38A, Edition 2001.

The covered security functional requirement are

1. FCS_COP.1/AES: By directly programming the hardware registers of the symmetric coprocessor.
2. FCS_COP.1/AES_SCL_v2: By using the interface of the optional SCL. This library contains additional countermeasures.

Note: This TOE can be delivered with the SCP accessible or blocked. The blocking depends on the customer demands prior to the production of the hardware. In case the SCP is blocked, no AES computation supported by hardware is possible and this TSF will not be provided.

Note: The TOE can also be delivered with the optional SCL. The optional SCL contains hardened AES algorithms. The optional AES library needs an accessible SCP.

8.5.3 RSA

8.5.3.1 Encryption, Decryption, Signature Generation and Verification

The TSF shall perform encryption and decryption in accordance with a specified cryptographic algorithm Rivest-Shamir-Adleman (RSA) and cryptographic key sizes 1024 - 4096 bits that meet the following standards:

Encryption:

According to section 5.1.1 RSAEP in PKCS v2.1 RFC3447, without 5.1.1.1.

Decryption (with or without CRT):

According to section 5.1.2 RSADP in PKCS v2.1 RFC3447

for $u = 2$, i.e., without any (r_i, d_i, t_i) , $i > 2$, therefore without 5.1.2.2.b (ii)&(v), without 5.1.2.1.

5.1.2.2.a, only supported up to $n < 2^{2048}$.

Signature Generation (with or without CRT):

According to section 5.2.1 RSASP1 in PKCS v2.1 RFC3447

for $u = 2$, i.e., without any (r_i, d_i, t_i) , $i > 2$,

therefore without 5.2.1.2.b (ii)&(v), without 5.2.1.1.

5.2.1.2.a, only supported up to $n < 2^{2048}$.

1 Signature Verification:
2 According to section 5.2.2 RSAVP1 in PKCS v2.1 RFC3447,
3 without 5.2.2.1.

4 The covered security functional requirement is FCS_COP.1/RSA.

5 *Note: This TOE can be delivered with the Crypto2304T coprocessor accessible or blocked. In case*
6 *the Crypto2304T is blocked, no RSA computation supported by hardware is possible and this SFR*
7 *is not applicable.*

8 *Note: The TOE can also be delivered with the optional RSA v1.03.006 and v2.06.003 library. Either*
9 *optional RSA library contains the RSA algorithms stated above. The optional RSA library needs an*
10 *accessible Crypto2304T. If the optional RSA library is not delivered then this TSF is not provided.*

11 8.5.3.2 Asymmetric Key Generation

12 The TSF shall generate cryptographic keys in accordance with a specified cryptographic key generation
13 algorithm RSA specified in PKCS#1 v2.1 and specified cryptographic key sizes of 1024 – 4096 bits that
14 meet the following standard:

15 According to section 3.2(2) in PKCS v2.1 RFC3447,
16 for $u=2$, i.e., without any (r_i, d_i, t_i) , $i > 2$.
17 For $p \times q < 2^{2048}$ additionally according to section 3.2(1).

18 The covered security functional requirement is FCS_CKM.1/RSA.

19 *Note: This TOE can be delivered with the Crypto2304T coprocessor accessible or blocked. In case*
20 *the Crypto2304T is blocked, no RSA computation supported by hardware is possible and this TSF*
21 *is not provided.*

22 *Note: The optional RSA v2.06.003 library contains the RSA algorithms stated above. The optional*
23 *RSA v2.06.003 library needs an accessible Crypto2304T. If the optional RSA v2.06.003 library is*
24 *not delivered then this TSF is not provided.*

25 8.5.4 Elliptic Curves

26 The certification covers the standard NIST [DSS] and Brainpool [ECC] Elliptic Curves with key
27 lengths of 160, 163, 192, 224, 233, 256, 283, 320, 384, 409, 512 or 521 Bits, due to national AIS32
28 regulations by the BSI. Note that there are numerous other curve types, being also secure in terms
29 of side channel attacks on this TOE, which can the user optionally add in the composition
30 certification process.

32 8.5.4.1 Signature Generation and Verification

33 The TSF shall perform signature generation and signature verification in accordance with a specified
34 cryptographic algorithm ECDSA and cryptographic key sizes 160, 163, 192, 224, 233, 256, 283, 320,
35 384, 409, 512 or 521 bits that meet the following standard:

37 Signature Generation:

38 1. According to section 7.3 in ANSI X9.62 – 2005:
39 Not implemented is step d) and e) thereof.

40 The output of step e) has to be provided as input to our function by the caller.

41 Deviation of step c) and f):

42 The jumps to step a) were substituted by a return of the function with an error code, the jumps are
43 emulated by another call to our function.

- 1 2. According to sections 6.2 (6.2.2. + 6.2.3) in ISO/IEC 15946-2:2002:
2 Not implemented is section 6.2.1:
3 The output of 5.4.2 has to be provided by the caller as input to the function.
4

5 Signature Verification:

- 6 1. According to section 7.4.1 in ANSI X9.62–2005:
7 Not implemented is step b) and c) thereof.
8 The output of step c) has to be provided as input to our function by the caller.
9 Deviation of step d):
10 Beside noted calculation, our algorithm adds a random multiple of the group order n to the calculated
11 values u_1 and u_2 .
12 2. According to sections 6.4 (6.4.1. + 6.4.3 + 6.4.4) in ISO/IEC 15946-2:2002
13 Not implemented is section 6.4.2:
14 The output of 5.4.2 has to be provided by the caller as input to the function.
15

16 The covered security functional requirement is FCS_COP.1/ECDSH.

17 *Note: This TOE can be delivered with the Crypto2304T coprocessor accessible or blocked. In case*
18 *the Crypto2304T is blocked, no ECC computation supported by hardware is possible and this TSF*
19 *is not provided.*

20 *Note: The TOE can also be delivered with the optional ECC v1.03.006 and v2.06.003 library. Each*
21 *optional ECC library contains the ECC algorithms stated above. Either optional ECC library needs*
22 *an accessible Crypto2304T. If neither optional ECC library is delivered then this TSF is not*
23 *provided.*

24 8.5.4.2 Asymmetric Key Generation

25 The TSF shall generate cryptographic keys in accordance with a specified cryptographic key generation
26 algorithm Elliptic Curve EC specified in ANSI X9.62-1998 and ISO/IEC 15946-1:2002 and specified
27 cryptographic key sizes 160, 163, 192, 224, 233, 256, 283, 320, 384, 409, 512 or 521 bits that meet the
28 following standard:
29

30 ECDSA Key Generation:

- 31 1. According to the appendix A4.3 in ANSI X9.62-2005 the cofactor h is not supported.
32 2. According to section 6.1 (not 6.1.1) in ISO/IEC 15946-1:2002
33

34 The covered security functional requirement is FCS_CKM.1/EC.

35 *Note: This TOE can be delivered with the Crypto2304T coprocessor accessible or blocked. In case*
36 *the Crypto2304T is blocked, no ECC computation supported by hardware is possible and this TSF*
37 *is not provided.*

38 *Note: The TOE can also be delivered with the optional ECC v1.03.006 and v2.06.003 library. Each*
39 *optional ECC library contains the ECC algorithms stated above. Either optional ECC library needs*
40 *an accessible Crypto2304T. If neither optional ECC library is delivered then this TSF is not*
41 *provided.*
42

8.5.4.3 Asymmetric Key Agreement

The TSF shall perform elliptic curve Diffie-Hellman key agreement in accordance with a specified cryptographic algorithm ECDH and cryptographic key sizes 160, 163, 192, 224, 233, 256, 283, 320, 384, 409, 512 or 521 bits that meet the following standard:

1. According to section 5.4.1 in ANSI X9.63 -2001 Unlike section 5.4.1.3 our implementation not only returns the x-coordinate of the shared secret, but rather the x-coordinate and y-coordinate.
2. According to sections 8.4.2.1, 8.4.2.2, 8.4.2.3, and 8.4.2.4 in ISO/IEC 15946-3:2002: The function enables the operations described in the four sections.

The covered security functional requirement is FCS_COP.1/ECDH.

Note: This TOE can be delivered with the Crypto2304T coprocessor accessible or blocked. In case the Crypto2304T is blocked, no ECC computation supported by hardware is possible and this TSF is not provided.

Note: The TOE can also be delivered with the optional ECC library. The optional ECC library contains the ECC algorithms stated above. The optional ECC library needs an accessible Crypto2304T. If the optional ECC library is not delivered then this TSF is not provided.

8.5.5 Toolbox Library

The toolbox provides the following basic long integer arithmetic and modular functions in software, supported by the cryptographic coprocessor: Addition, subtraction, division, multiplication, comparison, reduction, modular addition, modular subtraction, modular multiplication, modular inversion and modular exponentiation. No security relevant policy, mechanism or function is supported. The toolbox library is deemed for software developers as support for simplified implementation of long integer and modular arithmetic operations.

The toolbox does not cover security functional requirements.

8.5.6 Asymmetric Base Library

The asymmetric Base library provides the low level interface to the asymmetric cryptographic coprocessor and has no user available interface. The asymmetric Base library does not provide any security functionality, implements no security mechanism, and does not provide additional specific security functionality. The asymmetric Base library does not cover security functional requirements.

8.5.7 Symmetric Crypto Library (SCL)

The symmetric crypto Library provides an interface to the SCP for AES and 3DES operations. The SCL contains additional software countermeasures to harden the resistance against side channel and fault attacks. The SCL consists of three files "AES.lib", "DES.lib" and "cipher.lib". Those library files will only distributes together.

The covered security functional requirements are FCS_COP.1/DES_SCL_v2, FSC_COP.1/AES_SCL_v2.

8.5.8 TRNG

Random data is essential for cryptography as well as for security mechanisms. The TOE is equipped with a physical True Random Number Generator (TRNG, FCS_RNG.1/HW). The random data can be used from the Smartcard Embedded Software and is also used from the security features of the TOE, like masking. The TRNG implements also self testing features. The TRNG fulfils the requirements from the functionality class PTG.2 of [6].

The covered security functional requirement is FCS_RNG.1/HW “Quality metric for random numbers”, FPT_PHP.3 “Resistance to physical attack”, FDP_ITT.1 “Basic internal transfer protection”, FPT_ITT.1 “Basic internal TSF data transfer protection, FDP_IFC.1 “Subset information flow control”, FPT_TST.2 “Subset TOE security testing” and FPT_FLS.1 “Failure with preservation of secure state”.

The **SF_CS** “Cryptographic Support” covers the security functional requirements FCS_COP.1/DES_SCL_v2, FSC_COP.1/AES, FSC_COP.1/AES_SCL_v2, FCS_COP.1/RSA, FCS_CKM.1/RSA, FSC_COP.1/ECDSA, FSC_COP.1/ECDH, FCS_CKM.1/EC, FPT_PHP.3, FDP_ITT.1, FPT_ITT.1, FPT_FLS.1, FCS_RNG.1/HW and FDP_IFC.1.

8.6 Assignment of Security Functional Requirements to TOE’s Security Functionality

The justification and overview of the mapping between security functional requirements (SFR) and the TOE’s security functionality (SF) is given in sections the sections above. The results are shown in Table 20. The security functional requirements are addressed by at least one relating security feature. The various functional requirements are often covered manifold. As described above the requirements ensure that the TOE is checked for correct operating conditions and if a not correctable failure occurs that a stored secure state is achieved, accompanied by data integrity monitoring and actions to maintain the integrity although failures occurred. An overview is given in following table:

Table 20 Mapping of SFR and SF

SFR	SF_DPM	SF_PS	SF_PMA	SF_PLA	SF_CS
FAU_SAS.1	X				
FMT_LIM.1	X				
FMT_LIM.2	X				
FDP_ACC.1	X			X	
FDP_ACF.1	X			X	
FPT_PHP.3		X	X		X
FDP_ITT.1		X	X		X
FDP_SDI.1			X		
FDP_SDI.2			X		
FDP_IFC.1	X	X	X		X
FMT_MSA.1	X			X	
FMT_MSA.3	X			X	
FMT_SMF.1	X			X	
FRU_FLT.2			X		
FPT_ITT.1	X	X	X		X
FPT_TST.2			X		
FPT_FLS.1	X	X	X	X	X
FCS_RNG.1/HW					X
FCS_COP.1/DES_SCL_v2					X
FCS_COP.1/AES_SCL_v2					X
FCS_COP.1/RSA					X
FCS_COP.1/ECDSA					X
FCS_COP.1/ECDH					X
FCS_CKM.1/RSA					X

FCS_CKM.1/EC					X
--------------	--	--	--	--	---

8.7 Security Requirements are internally Consistent

For this chapter the PP [1] section 6.3.4 can be applied completely.

In addition to the discussion in section 6.3 of PP [1] the security functional requirement FCS_COP.1 is introduced. The security functional requirements required to meet the security objectives O.Leak-Inherent, O.Phys-Probing, O.Malfunction, O.Phys-Manipulation and O.Leak-Forced also protect the cryptographic algorithms implemented according to the security functional requirement FCS_COP.1. Therefore, these security functional requirements support the secure implementation and operation of FCS_COP.1.

As disturbing, manipulating during or forcing the results of the test checking the security functions after TOE delivery, this security functional requirement FPT_TST.2 has to be protected. An attacker could aim to switch off or disturb certain sensors or filters and preserve the detection of his manipulation by blocking the correct operation of FPT_TST.2. The security functional requirements required to meet the security objectives O.Leak-Inherent, O.Phys-Probing, O.Malfunction, O.Phys-Manipulation and O.Leak-Forced also protect the security functional requirement FPT_TST.2. Therefore, the related security functional requirements support the secure implementation and operation of FPT_TST.2.

The requirement FPT_TST.2 allows testing of some security mechanisms by the Smartcard Embedded Software after delivery. In addition, the TOE provides an automated continuous user transparent testing of certain functions.

The implemented level concept represents the area based memory access protection enforced by the MPU. As an attacker could attempt to manipulate the privilege level definition as defined and present in the TOE, the functional requirement FDP_ACC.1 and the related other requirements have to be protected themselves. The security functional requirements required to meet the security objectives O.Leak-Inherent, O.Phys-Probing, O.Malfunction, O.Phys-Manipulation and O.Leak-Forced also protect the area based memory access control function implemented according to the security functional requirement described in the security functional requirement FDP_ACC.1 with reference to the Memory Access Control Policy and details given in FDP_ACF.1. Therefore, those security functional requirements support the secure implementation and operation of FDP_ACF.1 with its dependent security functional requirements.

The requirement FDP_SDI.2.1 allows detection of integrity errors of data stored in memory. FDP_SDI.2.2 in addition allows correction of one bit errors or taking further action. Both meet the security objective O.Malfunction. The requirements FRU_FLT.2, FPT_FLS.1, and FDP_ACC.1 which also meet this objective are independent from FDP_SDI.2 since they deal with the observation of the correct operation of the TOE and not with the memory content directly.

1 9 References

- [1] Security IC Platform Protection Profile, Version 1.0, 15.06.2007, BSI-PP-0035
- [2] Common Criteria for Information Technology Security Evaluation Part 1: Introduction and General Model; Version 3.1 Revision 4, September 2012, CCMB-2012-09-001
- [3] Common Criteria for Information Technology Security Evaluation Part 2: Security Functional Requirements; Version 3.1 Revision 4, September 2012, CCMB-2012-09-002
- [4] Common Criteria for Information Technology Security Evaluation Part 3: Security Assurance Requirements; Version 3.1 Revision 4, September 2012, CCMB-2012-09-003
- [5] ARMv7-M Architecture Reference Manual, ARM DDI 0403D ID021310, 12. February 2010, ARM Limited
- [6] A proposal for: Functionality classes for random number generators, Version 2.0, 18. September 2011
- [7] SLE97 Hardware Reference Manual, Infineon Technologies AG
- [10] Joint Interpretation Library, Application of Attack Potential to Smartcards, Version 2.9, January 2013
- [11] SLE97 Programmer's Reference Manual, Infineon Technologies AG
- [12] M5072 Errata Sheet, Infineon Technologies AG
- [15] Anwendungshinweise und Interpretationen zum Schema (AIS), AIS31, Version 3, 2013-05-15, Bundesamt für Sicherheit in der Informationstechnik
- [23] M5072 Security Guidelines User's Manual
- [24] SCL97 Symmetric Crypto Library for SCPv3 DES / AES
- [DSS] NIST: FIPS publication 186-4: Digital Signature Standard (DSS), July 2013
- [ECC] IETF: RFC 5639, Elliptic Curve Cryptography (ECC) Brainpool Standard Curves and Curve Generation, March 2010, <http://www.ietf.org/rfc/rfc5639.txt>
- [BSIG] Act on the Federal Office for Information Security (BSI-Gesetz - BSIG) of 14 August 2009, Bundesgesetzblatt I p. 2821
- [9797] ISO/IEC 9797-1: 1999
- [N867] National Institute of Standards and Technology (NIST), Technology Administration, U.S. Department of Commerce, NIST Special Publication 800-67, Recommendation for the Triple Data Encryption Algorithm (TDEA) Block Cipher, Revised January 2012, Revision 1
- [N197] U.S. Department of Commerce, National Institute of Standards and Technology, Information Technology Laboratory (ITL), Advanced Encryption Standard (AES), FIPS PUB 197
- [N38A] National Institute of Standards and Technology (NIST), Technology Administration, U.S. Department of Data Encryption Standard, NIST Special Publication 800-38A, Edition 2001
- [PKCS] PKCS #1: RSA Cryptography Standard, v2.1, June 14, 2002, RSA Laboratories
- [X962] American National Standard for Financial Services ANS X9.62-2005, Public Key Cryptography for the Financial Services Industry, The Elliptic Curve Digital Signature Algorithm (ECDSA), November 16, 2005, American National Standards Institute
- [X963] American National Standard for Financial Services X9.63-2001, Public Key Cryptograph for the Financial Services Industry: Key Agreement and Key Transport Using Elliptic Curve Cryptography, November 20, 2001, American National Standards Institute

1 Note that the versions of these documents will be defined at the end of the evaluation and listed in the
2 certification report.

3

4

10 List of Abbreviations

AES	Advanced Encryption Standard
AIS31	“Anwendungshinweise und Interpretationen zu ITSEC und CC Funktionalitätsklassen und Evaluationsmethodologie für physikalische Zufallszahlengeneratoren”
API	Application Programming Interface
BOS	Boot Software
CC	Common Criteria
CPU	Central Processing Unit
CRC	Cyclic Redundancy Check
Crypto2304T	Asymmetric Cryptographic Processor
CRT	Chinese Remainder Theorem
DPA	Differential Power Analysis
DFA	Differential Failure Analysis
EC	Elliptic Curve
ECC	Error Correction Code
EDC	Error Detection Code
EDU	Error Detection Unit
GCIM	Generic Chip Identification Mode (BOS-CIM)
EEPROM	Electrically Erasable and Programmable Read Only Memory
EMA	Electro magnetic analysis
HW	Hardware
IC	Integrated Circuit
ID	Identification
IMM	Interface Management Module
I/O	Input/Output
MED	Memory Encryption and Decryption
MPU	Memory Protection Unit
O	Objective
OS	Operating system
RAM	Random Access Memory
RMS	Resource Management System
RNG	Random Number Generator
ROM	Read Only Memory
RSA	Rives-Shamir-Adleman Algorithm
SCL	Symmetric Crypto Library
SCP	Symmetric Cryptographic Processor

1	SF	Security Feature
2	SFR	Special Function Register, as well as Security Functional Requirement
3	SPA	Simple power analysis
4	SW	Software
5	T	Threat
6	TM	Test Mode (BOS)
7	TOE	Target of Evaluation
8	TRNG	True Random Number Generator
9	TSF	TOE Security Functionality
10	UART	Universal Asynchronous Receiver/Transmitter
11	UM	User Mode (BOS)
12	UMSLC	User Mode Security Life Control
13	3DES	Triple DES Encryption Standard

11 Glossary

1		
2		
3	Boot System	Part of the firmware with routines for controlling the operating state and testing the TOE hardware
4		
5	Central Processing Unit	Logic circuitry for digital information processing
6	Chip	Integrated Circuit]
7	Chip Identification Mode data	Data stored in the SOLID FLASH™ NVM containing the chip type, lot number (including the production site), die position on wafer and production week and data stored in the ROM containing the BOS version number
8		
9		
10		
11	Chip Identification Mode	Operational status phase of the TOE, in which actions for identifying the individual chip by transmitting the Chip Identification Mode data take place
12		
13		
14	Controller	IC with integrated memory, CPU and peripheral devices
15	Crypto2304T	Cryptographic coprocessor for asymmetric cryptographic operations (RSA, Elliptic Curves)
16		
17	Cyclic Redundancy Check	Process for calculating checksums for error detection
18	Electrically Erasable and Programmable Read Only Memory (SOLID FLASH™ NVM)	
19		Non-volatile memory permitting electrical read and write operations
20	Firmware	Part of the software implemented as hardware
21	Hardware	Physically present part of a functional system (item)
22	Integrated Circuit	Component comprising several electronic circuits implemented in a highly miniaturized device using semiconductor technology
23		
24	Memory Encryption and Decryption	
25		Method of encoding/decoding data transfer between CPU and memory
26	Memory	Hardware part containing digital information (binary data)
27	Microprocessor	CPU with peripherals
28	Non-privilege level	Restricted (non Supervisor) mode of the CPU
29	Object	Physical or non-physical part of a system which contains information and is acted upon by subjects
30		
31	Operating System	Software which implements the basic TOE actions necessary for operation
32		
33	Privilege level	Supervisor mode of the CPU
34	Programmable Read Only Memory	
35		Non-volatile memory which can be written once and then only permits read operations
36		
37	Random Access Memory	Volatile memory which permits write and read operations
38	Random Number Generator	Hardware part for generating random numbers
39	Read Only Memory	Non-volatile memory which permits read operations only

1	Resource Management System	Part of the firmware containing SOLID FLASH™ NVM programming routines, AIS31 testbench etc.
2		
3	Security Mechanism	Logic or algorithm which implements a specific security function in hardware or software
4		
5	SCP	Symmetric cryptographic coprocessor for symmetric cryptographic operations (3DES, AES).
6		
7	Security Function	Part(s) of the TOE used to implement part(s) of the security objectives
8	Security Target	Description of the intended state for countering threats
9	Smart Card	Plastic card in credit card format with built-in chip
10	Software	Information (non-physical part of the system) which is required to implement functionality in conjunction with the hardware (program code)
11		
12		
13	Subject	Entity, generally in the form of a person, who performs actions
14	Target of Evaluation	Product or system which is being subjected to an evaluation
15	Test Mode	Operational status phase of the TOE in which actions to test the TOE hardware take place
16		
17	Threat	Action or event that might prejudice security
18	User	Person in contact with a TOE who makes use of its operational capability
19		
20	User Mode	Operational status phase of the TOE in which actions intended for the user takes place
21		
22	WLB	Wafer Level Ballgrid Array
23	WLP	Wafer Level Package
24		
25		

26 Revision History

27 Major changes since the last revision

Page or Reference	Description of change
2.7	2016-11-02: -827-v4 based version
2.7.1	2016-11-16: after Tüv OR v1
2.7.2	2017-01-13: after TüvIT OS v3, added ACL v2.06.003
2.7.3	2017-01-31: removed external flash and FTL
2.7.4	2017-03-15: updated security guidance
2.7.5	2017-05-09: updated according to new ACL guidances

Trademarks of Infineon Technologies AG

AURIX™, C166™, CanPAK™, CIPOS™, CoolGaN™, CoolMOS™, CoolSET™, CoolSiC™, CORECONTROL™, CROSSAVE™, DAVE™, DI-POL™, DrBlade™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPACK™, EconoPIM™, EiceDRIVER™, eupec™, FCOS™, HITFET™, HybridPACK™, Infineon™, ISOFACE™, IsoPACK™, i-Wafer™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OmniTune™, OPTIGA™, OptiMOS™, ORIGA™, POWERCODE™, PRIMARION™, PrimePACK™, PrimeSTACK™, PROFET™, PRO-SIL™, RASIC™, REAL3™, ReverSave™, SatRIC™, SIEGET™, SIPMOS™, SmartLEWIS™, SOLID FLASH™, SPOC™, TEMPFET™, thinQ!™, TRENCHSTOP™, TriCore™.

Trademarks updated August 2015

Other Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2017-07-11

Published by

Infineon Technologies AG

81726 Munich, Germany

© 2017 Infineon Technologies AG.

All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

**Document reference
AppNote Number**

IMPORTANT NOTICE

The information contained in this application note is given as a hint for the implementation of the product only and shall in no event be regarded as a description or warranty of a certain functionality, condition or quality of the product. Before implementation of the product, the recipient of this application note must verify any function and other technical information given herein in the real application. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of non-infringement of intellectual property rights of any third party) with respect to any and all information given in this application note.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.