

M7794 A12 and G12

with specific IC-dedicated software

Security Target Lite

v2.6, 2021-03-18

Chip Card & Security

Edition 2021-03-18 Published by Infineon Technologies AG, 81726 Munich, Germany. © 2021 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or <u>system</u> or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



Trademarks of Infineon Technologies AG

AURIX[™], C166[™], CanPAK[™], CIPOS[™], EconoPACK[™], CoolMOS[™], CoolSET[™], CORECONTROL[™], CROSSAVE[™], DAVE[™], DI-POL[™], EasyPIM[™], EconoBRIDGE[™], EconoDUAL[™], EconoPIM[™], EconoPACK[™], EiceDRIVER[™], eupec[™], FCOS[™], HITFET[™], HybridPACK[™], I²RF[™],ISOFACE[™], IsoPACK[™], MIPAQ[™], ModSTACK[™], my-d[™], NovalithIC[™], OptiMOS[™], ORIGA[™],POWERCODE[™]; PRIMARION[™], PrimePACK[™], PrimeSTACK[™], PRO-SIL[™], PROFET[™], RASIC[™],

ReverSave[™], SatRIC[™], SIEGET[™], SINDRION[™], SIPMOS[™], SmartLEWIS[™], SOLID FLASH[™], TEMPFET[™],thinQ![™], TRENCHSTOP[™], TriCore[™].

Other Trademarks

Advance Design System[™] (ADS) of Agilent Technologies, AMBA[™], ARM[™], CIPURSE[™], OSPT[™], MULTI-ICE[™], KEIL[™], PRIMECELL[™], REALVIEW[™], THUMB[™], µVision[™] of ARM Limited, UK. AUTOSAR[™] is licensed by AUTOSARdevelopment partnership. Bluetooth[™] of Bluetooth SIG Inc. CAT-iq[™] of DECT Forum. COLOSSUS[™],FirstGPS[™] of Trimble Navigation Ltd. EMV[™] of EMVCo, LLC (Visa Holdings Inc.). EPCOS[™] of Epcos AG.FLEXGO[™] of Microsoft Corporation. FlexRay[™] is licensed by FlexRay Consortium. HYPERTERMINAL[™] of Hilgraeve Incorporated. IEC[™] of Commission Electrotechnique Internationale. IrDA[™] of Infrared Data Association Corporation. ISO[™] of INTERNATIONALORGANIZATION FOR STANDARDIZATION. MATLAB[™] ofMathWorks, Inc. MAXIM[™] of Maxim Integrated Products, Inc. MICROTEC[™], NUCLEUS[™] of Mentor Graphics Corporation. MIPI[™] of MIPI Alliance, Inc. MIPS[™] of MIPSTechnologies, Inc., USA. muRata[™] of MURATA MANUFACTURING CO., MICROWAVE OFFICE[™] (MWO) of Applied Wave Research Inc., OmniVision[™] of OmniVision Technologies, Inc. Openwave[™] Openwave Systems Inc. RED HAT[™] Red Hat, Inc. RFMD[™] RF Micro Devices, Inc. SIRIUS[™] of Sirius Satellite Radio Inc. SOLARIS[™] of Sun Microsystems, Inc. SPANSION[™] of Spansion LLC Ltd. Symbian[™] of Symbian Software Limited. TAIYO YUDEN[™] of Taiyo Yuden Co. TEAKLITE[™] of CEVA, Inc. TEKTRONIX[™] of Cadence Design Systems, Inc. VLYNQ[™] of Texas Instruments Incorporated. VXWORKS[™], WIND RIVER[™] of WIND RIVER[™] of WIND RIVER[™] of Diodes Zetex Limited.

Miscellaneous

The term "NRG" in this document is only used as an indicator of product compatibility to the corresponding established technology. This applies to the entire document wherever the term is used.

Last Trademarks Update 2014-05-26



Revision History

Version	Change Description
1.0	Initial version
2.5	Final version
2.6	Optional library removed



Table of Contents

Revision	History	4
Table of C	Contents	5
1	Security Target Introduction (ASE_INT)	7
1.1	Security Target and Target of Evaluation Reference	7
1.2	Target of Evaluation Overview	9
2	Target of Evaluation Description	10
2.1	TOE Definition	10
2.2	Scope of the TOE	11
2.2.1	Hardware of the TOE	12
2.2.2	Firmware and Software of the TOE	13
2.2.3	Interfaces of the TOE	13
2.2.4	Guidance Documentation	13
2.2.5	Forms of Delivery	14
2.2.6	Production sites	14
2.2.7	TOE Configuration	
2.2.8	TOE initialization with Customer Software	16
3	Conformance Claims (ASE_CCL)	
3.1	CC Conformance Claim	17
3.2	PP Claim	
3.3	Package Claim	
3.4	Conformance Rationale	
3.5	Application Notes	19
4	Security Problem Definition (ASE_SPD)	20
4.1	Threats	20
4.1.1	Additional Threat due to TOE specific Functionality	
4.1.2	Assets regarding the Threats	20
4.2	Organizational Security Policies	
4.2.1	Augmented Organizational Security Policy	
4.3	Assumptions	
4.3.1	Augmented Assumptions	23
5	Security objectives (ASE_OBJ)	
5.1	Security objectives of the TOE	
5.2	Security Objectives for the development and operational Environment	
5.2.1	Clarification of "Usage of Hardware Platform (OE.Plat-Appl)"	
5.2.2	Clarification of "Treatment of User Data (OE.Resp-Appl)"	
5.2.3	Clarification of "Protection during Composite product manufacturing (OE.Process-Sec-IC)"	
5.3	Security Objectives Rationale	26
6	Extended Component Definition (ASE_ECD)	
6.1	Component "Subset TOE security testing (FPT_TST)"	
6.2	Definition of FPT_TST.2	27
6.3	TSF self test (FPT_TST)	
6.4	Family "Generation of Random Numbers (FCS_RNG)"	
6.5	Definition of FCS_RNG.1	28
7	Security Requirements (ASE_REQ)	30



7.1.1 Extended Components FCS_RNG.1 and FAU_SAS.1	7.1	TOE Security Functional Requirements	30
7.1.1.2 FAU_SAS 33 7.1.2 Subset of TOE testing 33 7.1.3 Memory access control 33 7.1.4 Support of Cipher Schemes 33 7.1.5 Data Integrity 33 7.2 TOE Security Assurance Requirements 33 7.2.1 Refinements 33 7.2.1 Refinements 33 7.2.1.1 Life cycle support (ALC_CMS) 33 7.2.1.2 Functional Specification (ADV_FSP) 44 7.3.1 Rationale for the Security Functional Requirements 44 7.3.1 Rationale of the Assurance Requirements 44 7.3.2 Rationale of the Assurance Requirements 44 7.3.2 Rationale of the Assurance Requirements 44 8 TOE Summary Specification (ASE_TSS) 44 8.1 SF_DPM: Device Phase Management 44 8.2 SF_PS: Protection against Modifying Attacks 44 8.4 SF_PLA: Protection against Modifying Attacks 44 8.5 SF_CS: Cryptographic Support. 44 8.6 Assignment of Security Functional Requirem	7.1.1	Extended Components FCS_RNG.1 and FAU_SAS.1	31
7.1.2 Subset of TOE testing 33 7.1.3 Memory access control 33 7.1.4 Support of Cipher Schemes 36 7.1.5 Data Integrity 33 7.2 TOE Security Assurance Requirements 33 7.2.1 Refinements 36 7.2.1 Life cycle support (ALC_CMS) 36 7.2.1.2 Functional Specification (ADV_FSP) 44 7.3 Security Requirements Rationale 44 7.3.1 Rationale for the Security Functional Requirements 44 7.3.1 Rationale of the Assurance Requirements 44 7.3.2 Rationale of the Assurance Requirements 44 8 TOE Summary Specification (ASE_TSS) 44 8.1 SF_DPM: Device Phase Management 44 8.2 SF_PS: Protection against Modifying Attacks 44 8.3 SF_PMA: Protection against Logical Attacks 44 8.4 SF_PLA: Protection against Logical Attacks 44 8.5 SF_CS: Cryptographic Support 44 8.6 Assignment of Security Functional Requirements to TOE's Security Functionality 44	7.1.1.1	FCS_RNG	31
7.1.3 Memory access control 33 7.1.4 Support of Cipher Schemes 36 7.1.5 Data Integrity 37 7.2 TOE Security Assurance Requirements 36 7.2.1 Refinements 36 7.2.1 Life cycle support (ALC_CMS) 33 7.2.1.2 Functional Specification (ADV_FSP) 40 7.3 Security Requirements Rationale 40 7.3.1 Rationale for the Security Functional Requirements 44 7.3.1 Dependencies of Security Functional Requirements 44 7.3.2 Rationale of the Assurance Requirements 44 7.3.2 Rationale of the Assurance Requirements 44 8 TOE Summary Specification (ASE_TSS) 44 8.1 SF_DPM: Device Phase Management 44 8.2 SF_PMA: Protection against Modifying Attacks 44 8.3 SF_PMA: Protection against Logical Attacks 44 8.4 SF_PLA: Protection against Logical Attacks 44 8.5 SF_CS: Cryptographic Support. 44 8.6 Assignment of Security Functional Requirements to TOE's Security Functionality <td>7.1.1.2</td> <td>FAU_SAS</td> <td>31</td>	7.1.1.2	FAU_SAS	31
7.1.4 Support of Cipher Schemes 36 7.1.5 Data Integrity 37 7.2 TOE Security Assurance Requirements 38 7.2.1 Refinements 38 7.2.1.2 Functional Specification (ADV_FSP) 44 7.3.1 Rationale for the Security Functional Requirements 44 7.3.1 Rationale for the Security Functional Requirements 44 7.3.2 Rationale of the Assurance Requirements 44 7.3.2 Rationale of the Assurance Requirements 44 8 TOE Summary Specification (ASE_TSS) 44 8.1 SF_DPM: Device Phase Management 44 8.2 SF_PS: Protection against Snooping 44 8.3 SF_PMA: Protection against Modifying Attacks 44 8.4 SF_PLA: Protection against Logical Attacks 44 8.5 SF_CS: Cryptographic Support 44 8.6 Assignment of Security Functional Requirements to TOE's Security Functionality 44 8.7 Security Requirements are internally Consistent 44 9 Literature 44 10 List of Abbreviations 44 </th <td>7.1.2</td> <td>Subset of TOE testing</td> <td>32</td>	7.1.2	Subset of TOE testing	32
7.1.5 Data Integrity. 33 7.2 TOE Security Assurance Requirements 33 7.2.1 Refinements. 33 7.2.1.1 Life cycle support (ALC_CMS) 33 7.2.1.2 Functional Specification (ADV_FSP) 44 7.3 Security Requirements Rationale. 44 7.3.1 Rationale for the Security Functional Requirements 44 7.3.1 Dependencies of Security Functional Requirements 44 7.3.2 Rationale of the Assurance Requirements 44 7.3.2 Rationale of the Assurance Requirements 44 8 TOE Summary Specification (ASE_TSS) 44 8.1 SF_DPM: Device Phase Management 44 8.2 SF_PS: Protection against Snooping 44 8.3 SF_PMA: Protection against Modifying Attacks 44 8.4 SF_PLA: Protection against Logical Attacks 44 8.5 SF_CS: Cryptographic Support 44 8.6 Assignment of Security Functional Requirements to TOE's Security Functionality 44 8.7 Security Requirements are internally Consistent 44 9 Literature <td>7.1.3</td> <td>Memory access control</td> <td>32</td>	7.1.3	Memory access control	32
7.2 TOE Security Assurance Requirements 33 7.2.1 Refinements 33 7.2.1.1 Life cycle support (ALC_CMS) 33 7.2.1.2 Functional Specification (ADV_FSP) 44 7.3 Security Requirements Rationale 44 7.3.1 Rationale for the Security Functional Requirements 44 7.3.1.1 Dependencies of Security Functional Requirements 44 7.3.2 Rationale of the Assurance Requirements 44 8 TOE Summary Specification (ASE_TSS) 44 8.1 SF_DPM: Device Phase Management 44 8.2 SF_PS: Protection against Snooping 44 8.3 SF_PMA: Protection against Modifying Attacks 44 8.4 SF_PLA: Protection against Logical Attacks 44 8.5 SF_CS: Cryptographic Support 44 8.6 Assignment of Security Functional Requirements to TOE's Security Functionality 44 8.7 Security Requirements are internally Consistent 44 9 Literature 44 10 List of Abbreviations 44	7.1.4	Support of Cipher Schemes	36
7.2.1 Refinements 33 7.2.1.1 Life cycle support (ALC_CMS) 33 7.2.1.2 Functional Specification (ADV_FSP) 44 7.3 Security Requirements Rationale. 44 7.3.1 Rationale for the Security Functional Requirements 44 7.3.1 Dependencies of Security Functional Requirements 44 7.3.2 Rationale of the Assurance Requirements 44 8 TOE Summary Specification (ASE_TSS) 44 8.1 SF_DPM: Device Phase Management 44 8.2 SF_PS: Protection against Snooping 44 8.3 SF_PMA: Protection against Modifying Attacks 44 8.4 SF_PLA: Protection against Logical Attacks 44 8.5 SF_CS: Cryptographic Support. 44 8.6 Assignment of Security Functional Requirements to TOE's Security Functionality 44 8.7 Security Requirements are internally Consistent 44 9 Literature 44 10 List of Abbreviations 44	7.1.5	Data Integrity	37
7.2.1.1 Life cycle support (ALC_CMS) 33 7.2.1.2 Functional Specification (ADV_FSP) 44 7.3 Security Requirements Rationale. 44 7.3.1 Rationale for the Security Functional Requirements 44 7.3.1.1 Dependencies of Security Functional Requirements. 44 7.3.2 Rationale of the Assurance Requirements 44 8 TOE Summary Specification (ASE_TSS) 44 8.1 SF_DPM: Device Phase Management 44 8.2 SF_PS: Protection against Snooping. 44 8.3 SF_PMA: Protection against Modifying Attacks. 44 8.4 SF_PLA: Protection against Logical Attacks. 44 8.5 SF_CS: Cryptographic Support. 44 8.6 Assignment of Security Functional Requirements to TOE's Security Functionality. 44 8.7 Security Requirements are internally Consistent 44 9 Literature. 44 10 List of Abbreviations 44	7.2	TOE Security Assurance Requirements	39
7.2.1.2Functional Specification (ADV_FSP)447.3Security Requirements Rationale407.3.1Rationale for the Security Functional Requirements407.3.1.1Dependencies of Security Functional Requirements427.3.2Rationale of the Assurance Requirements438TOE Summary Specification (ASE_TSS)448.1SF_DPM: Device Phase Management448.2SF_PS: Protection against Snooping448.3SF_PMA: Protection against Modifying Attacks448.4SF_PLA: Protection against Logical Attacks448.5SF_CS: Cryptographic Support448.6Assignment of Security Functional Requirements to TOE's Security Functionality449Literature4410List of Abbreviations44	7.2.1	Refinements	39
7.3Security Requirements Rationale.447.3.1Rationale for the Security Functional Requirements467.3.1.1Dependencies of Security Functional Requirements477.3.2Rationale of the Assurance Requirements478TOE Summary Specification (ASE_TSS)448.1SF_DPM: Device Phase Management448.2SF_PS: Protection against Snooping448.3SF_PMA: Protection against Modifying Attacks448.4SF_PLA: Protection against Logical Attacks448.5SF_CS: Cryptographic Support.448.6Assignment of Security Functional Requirements to TOE's Security Functionality449Literature4410List of Abbreviations44	7.2.1.1	Life cycle support (ALC_CMS)	39
7.3.1Rationale for the Security Functional Requirements447.3.1.1Dependencies of Security Functional Requirements427.3.2Rationale of the Assurance Requirements438TOE Summary Specification (ASE_TSS)448.1SF_DPM: Device Phase Management448.2SF_PS: Protection against Snooping448.3SF_PMA: Protection against Modifying Attacks448.4SF_PLA: Protection against Logical Attacks448.5SF_CS: Cryptographic Support448.6Assignment of Security Functional Requirements to TOE's Security Functionality449Literature4410List of Abbreviations44	7.2.1.2	Functional Specification (ADV_FSP)	40
7.3.1.1Dependencies of Security Functional Requirements447.3.2Rationale of the Assurance Requirements448TOE Summary Specification (ASE_TSS)448.1SF_DPM: Device Phase Management448.2SF_PS: Protection against Snooping448.3SF_PMA: Protection against Modifying Attacks448.4SF_PLA: Protection against Logical Attacks448.5SF_CS: Cryptographic Support448.6Assignment of Security Functional Requirements to TOE's Security Functionality449Literature4410List of Abbreviations44	7.3	Security Requirements Rationale	40
7.3.2 Rationale of the Assurance Requirements 43 8 TOE Summary Specification (ASE_TSS) 44 8.1 SF_DPM: Device Phase Management 44 8.2 SF_PS: Protection against Snooping 44 8.3 SF_PMA: Protection against Modifying Attacks 44 8.4 SF_PLA: Protection against Logical Attacks 44 8.5 SF_CS: Cryptographic Support 44 8.6 Assignment of Security Functional Requirements to TOE's Security Functionality 44 8.7 Security Requirements are internally Consistent 44 9 Literature 44 10 List of Abbreviations 44	7.3.1	Rationale for the Security Functional Requirements	40
8TOE Summary Specification (ASE_TSS)448.1SF_DPM: Device Phase Management448.2SF_PS: Protection against Snooping448.3SF_PMA: Protection against Modifying Attacks448.4SF_PLA: Protection against Logical Attacks448.5SF_CS: Cryptographic Support.448.6Assignment of Security Functional Requirements to TOE's Security Functionality.448.7Security Requirements are internally Consistent449Literature4410List of Abbreviations44	7.3.1.1	Dependencies of Security Functional Requirements	42
8.1 SF_DPM: Device Phase Management 44 8.2 SF_PS: Protection against Snooping 44 8.3 SF_PMA: Protection against Modifying Attacks 44 8.4 SF_PLA: Protection against Logical Attacks 44 8.5 SF_CS: Cryptographic Support. 44 8.6 Assignment of Security Functional Requirements to TOE's Security Functionality. 44 8.7 Security Requirements are internally Consistent 47 9 Literature 44 10 List of Abbreviations 44	7.3.2	Rationale of the Assurance Requirements	43
8.2 SF_PS: Protection against Snooping	8	TOE Summary Specification (ASE_TSS)	45
8.3 SF_PMA: Protection against Modifying Attacks	8.1	SF_DPM: Device Phase Management	45
8.4 SF_PLA: Protection against Logical Attacks	8.2	SF_PS: Protection against Snooping	45
 8.5 SF_CS: Cryptographic Support	8.3	SF_PMA: Protection against Modifying Attacks	45
 8.6 Assignment of Security Functional Requirements to TOE's Security Functionality	8.4	SF_PLA: Protection against Logical Attacks	45
 8.7 Security Requirements are internally Consistent	8.5	SF_CS: Cryptographic Support	45
9 Literature 44 10 List of Abbreviations 45	8.6	Assignment of Security Functional Requirements to TOE's Security Functionality	45
10 List of Abbreviations49	8.7	Security Requirements are internally Consistent	47
	9	Literature	48
11 Glossary	10	List of Abbreviations	49
	11	Glossary	51



Security Target Introduction (ASE_INT)

1 Security Target Introduction (ASE_INT)

1.1 Security Target and Target of Evaluation Reference

The title of this document is "M7794 A12 and G12 with specific IC-dedicated software Security Target Lite". The Security Target comprises the Infineon Technologies Security Controller M7794 A12 and G12 with specific IC-dedicated firmware identifier V77.017.12.0 or V77.017.12.2 or V77.017.13.2.

The target of evaluation (TOE) M7794 A12 and G12 is described in the following sections. The Security Target has the revision v2.6 and is dated 2021-03-18.

The Target of Evaluation (TOE) is an Infineon Technologies Security Controller M7794 A12 and G12 with specific IC-dedicated software.

The Security Target is based on the Protection Profile "Smartcard IC Platform Protection Profile" [1].

The Protection Profile and the Security Target are built in compliance to Common Criteria v3.1.

The ST takes into account all relevant current final interpretations.

The targeted certificate is EAL5+.



Identification

PUBLIC

Table 1

Security Target Introduction (ASE_INT)

	Version	Date	Registration
Security Target	this version	see cover page	M7794 A12 and G12
Target of Evaluation	A12 and G12		M7794 A12 and G12
			With Firmware consisting of STS, RMS, NRG software interface and Flash Loader Identifier: V77.017.12.0 or V77.017.12.2 or V77.017.13.2
Guidance Document Evaluation	Rev. 2.1	2019-10-07	M7794 Hardware Reference Manual
		2015-04	SLE70 Production and Personalization User's Manual
	Rev. 9.14	2019-12-03	SLE 70 Programmers Reference Manual
		2020-05-18	M7794 Security Guidelines
	Rev. 8.0	2019-12-17	SLE77 Controller Family Errata Sheet
		2010-03	Crypto@2304T User Manual
		2014-11	Option 2 for Fast Startup

A customer can identify the TOE and its configuration (for details see chapter 2.2.7) using the Non-ISO ATR in combination with firmware functions. The TOE answers the Non-ISO-ATR with a Generic Chip Identification Mode (GCIM). This GCIM outputs a.o. a chip identifier byte, design step, firmware identifier, metal configuration identifier, temperature range and system frequency.

The main difference between firmware version V77.017.13.2 and the other firmware versions is their timing behavior during startup. In case of FW ID V77.017.13.2 using contact less powered startup, an anticollision request can be answered at an earlier stage.



Security Target Introduction (ASE_INT)

1.2 Target of Evaluation Overview

The TOE comprises the Infineon Technologies SmartCard IC (Security Controller) M7794 A12 and G12 with specific IC-dedicated software and optional RSA, EC and Toolbox libraries.

This Security Target (ST) describes the TOE known as the Infineon Technologies AG security controller group as listed in Table 1 and gives a summary product description.

The TOE is a member of the Security Controller family SLE70 and meets high requirements in terms of performance and security.

The major components of the core system are the CPU, the MMU (Memory Management Unit) and MED (Memory Encryption/Decryption Unit). The TOE implements a 16-MByte linear addressable memory space, a simple scaleable Memory Management concept and a scaleable stack size. The flexible memory concept consists of ROM and SOLID FLASH^{™1} memory.

The TOE is able to communicate using either its contact based or contactless interface. The implemented dual interface provides the flexibility to use different communication protocols: e.g. ISO 7816, ISO 14443 Type A and Type B and ISO/IEC 18092 passive mode, NRG Interface or the Digital Contactless Bridge mode (DCLB) can be chosen and configured. The DCLB mode enables the use of an external analogue interface or near field communication (NFC) modem via the ISO-pads. Those external analogue modems are typically deemed for applications running in mobile devices and are not part of this TOE. Whether the DCLB option is available or not is a configuration applied during TOE production which cannot be changed afterwards.

The RMS library providing some functionality via an API to the Smartcard Embedded Software contains, for instance, SOLID FLASH[™] memory service routines. The service algorithm provides functionality for the tearing-safe writing to the SOLID FLASH[™] memory. The STS firmware is used for test purposes during startup and the Flash Loader allows downloading of user software to SOLID FLASH[™] memory during the manufacturing process. The STS resides in a dedicated test ROM area, that is part of the TOE. The routines of the NRG software interface can be called from the RMS.

The TRNG (True Random Number Generator) is a physical random number generator and meets the requirements of the functionality class PTG.2 of [6].

The symmetric coprocessor (SCP) combines both AES and triple DES with dual-key or triple-key hardware acceleration.

The asymmetric crypto coprocessor, called Crypto2304T in the following, supports the implementation of RSA-2048 bit (4096-bit with CRT) and Elliptic Curve (EC) cryptography, for example. The asymmetric crypto coprocessor Crypto2304T is not part of the TOE Security Functionality (TSF) and not in the scope of the certification.

The non TSF parts of the TOE are NRG and the dual interfaces.

¹ SOLID FLASH[™] is an Infineon Trade Mark.



Target of Evaluation Description

2 Target of Evaluation Description


The TOE description helps the reader to understand the specific security environment and the security policy.

2.1 TOE Definition

The TOE consists of smartcard ICs (Security Controllers) meeting high requirements in terms of performance and security. They are manufactured by Infineon Technologies in a 90 nm CMOS technology. This TOE is intended to be used in smartcards and for its previous use as a development platform for smartcard operating systems according to the lifecycle model from [1]

The term Smartcard Embedded Software in this document is used for all operating systems and applications stored and executed on the TOE. The TOE is the platform for the Smartcard Embedded Software. The Smartcard Embedded Software itself is not part of the TOE.

Figure 1 shows a block diagram of the M7794:



The TOE consists of a core system, memories, coprocessors, peripherals, security modules and peripherals. The major components of the core system are the CPU, the MMU (Memory Management Unit) and MED (Memory Encryption/Decryption Unit). The coprocessor block contains the processors for RSA/EC and 3DES/AES processing, while the peripheral block contains a random number generation and an external interfaces service. The peripheral block also contains timers and a watchdog. All data of the memory block is encrypted, RAM and ROM are equipped with an error detection code and the SOLID FLASH™ memory is equipped with an error correction code (ECC). Security modules manage the alarms. Alarms may be triggered when the environmental conditions are outside the specified operational range.

The CPU accesses memory via the integrated Memory Encryption and Decryption unit (MED). The access rights of the application to the memories can be controlled via the memory management unit (MMU). Errors in RAM and ROM are automatically detected (EDC, Error Detection Code) in terms of the SOLID FLASH[™] memory 1-Bit-errors are also corrected (ECC, Error Correction Code).

The controller of this TOE stores both code and data in a linear 16-Mbyte memory space, allowing direct access without the need to swap memory segments in and out of memory using a memory management unit.



Target of Evaluation Description

The cache is a high-speed memory buffer located between the CPU and (external) main memories holding a copy of some of the memory contents to enable fast access.

The TRNG (True Random Number Generator) is specially designed for smartcard applications. The TRNG fulfils the requirements of the functionality class PTG.2 of [6] and produces genuine random numbers which then can be used directly or as seed for the PRNG (Pseudo Random Number Generator). The PRNG is not in the scope of the evaluation.

The implemented sleep mode logic (clock stop mode per ISO/IEC 7816-3) is used to reduce the overall power consumption. The timer permits easy implementation of communication protocols such as T=1 and all other timing-critical operations. The UART-controlled I/O interface allows the smartcard controller and the terminal interface to be operated independently. The RF interface is a contactless interface supporting ISO14443.

The Clock Unit (CLKU) supplies the clocks for all components of the TOE. The Clock Unit can work in an internal and external clock mode. When operating in the internal clock mode the system frequency is derived from an internal DCO, whereas in external clock mode, the system clock is derived from an externally applied interface clock.

The Crypto2304T coprocessor supports the implementation of asymmetric algorithms like RSA and Elliptic Curve (EC). The Crypto2304T is optimized for security and low power consumption.

The asymmetric crypto coprocessor Crypto2304T is not part of the TOE Security Functionality (TSF) and not in the scope of the certification.

Note that the Crypto2304T can be blocked. The blocking depends on the user's choice prior to the production of the hardware. No accessibility of the Crypto2304T is without impact on any other security policy of the TOE; it is exactly equivalent to the situation where the user simply decides not to use the Crypto2304T.

The Symmetric Cryptographic Processor (SCP) allows calculation of dual-key or triple-key triple-DES and AES. The SCP is optimised for security and low power consumption. The SCP module computes the complete DES algorithm within a few clock cycles and is designed to counter attacks like DPA, EMA and DFA.

Note that the SCP can be blocked. The blocking depends on the user's choice prior to the production of the hardware. No accessibility of the SCP is without impact on any other security policy of the TOE.

The STS (self-test software), RMS (Resource Management System), Service Algorithm Minimal (SAM) and Flash Loader together compose the TOE firmware stored in the ROM. All mandatory functions for internal testing, production usage and start-up behavior (STS), and also the RMS and SAM functions are grouped together in a common privilege level. These privilege levels are protected by a hardwired Memory Management Unit (MMU) setting.

The user software has to be implemented in SOLID FLASH™memory. The user can choose, whether the software is loaded into the SOLID FLASH™ memory by Infineon Technologies AG or by the user

The TOE uses Special Function Registers (SFRs). These SFRs are used for general purposes and chip configuration; they are located in SOLID FLASH[™] memory in a configuration area page.

The bus system comprises two separate bus entities: a memory bus and a peripheral bus for high-speed communication with the peripherals.

An intelligent shielding algorithm finishes the upper layers above security critical signals and wires, finally providing the so called "I²-shield".

The following is a list of features provided by the TOE:

- 24-bit linear addressing
- Up to 16 Mbytes of addressable memory
- Register-based architecture (registers can be accessed as bytes, words (2 bytes), and doublewords (4 bytes))
- 2-stage instruction pipeline
- Extensive set of powerful instructions, including 16- and 32-bit arithmetic and logic instructions
- Cache with single-cycle access searching
- 16-bit ALU

2.2 Scope of the TOE

The TOE comprises three parts:

Hardware of the smartcard security controller Associated firmware and software Documents



Target of Evaluation Description

The hardware configuration options and configuration methods are described in Section 1.1.

The second part of this TOE includes the associated firmware and software.

The documents as described in Section 2.2.4 and listed in Table 1 are supplied for user guidance. In the following description, the term "manufacturer" stands for Infineon Technologies, the manufacturer of the TOE. The Smartcard Embedded Software or user software is not part of the TOE.

2.2.1 Hardware of the TOE

The hardware part of the TOE (see Figure 1) as defined in [1] comprises the following:

Core System

- CPU
- Memory Encryption/Decryption Unit (MED)
- Memory Management Unit (MMU)

Memories

- Read-Only Memory (ROM)
- Random Access Memory (RAM)
- SOLID FLASH™memory

Peripherals

- True Random Number Generator (TRNG)
- Pseudo Random Number Generator (PRNG)
- Watchdog and timers
- Universal Asynchronous Receiver/Transmitter (UART)
- Checksum module (CRC)
- Radio Frequency Interface (RFI)

Control

- Dynamic Power Management
- Internal Clock Oscillator (ICO)
- Interrupt and Peripheral Event Channel Controller (ITP and PEC)
- Interface Management Module (IMM)
- User mode Security Life Control (UmSLC)
- Voltage regulator

Coprocessors

- Crypto2304T for asymmetric algorithms like RSA and EC (optionally blocked)
- Symmetric Crypto Coprocessor for AES and 3DES Standard (optionally blocked)
- Security Peripherals
- Filters
- Sensors

Buses

- Memory Bus
- Peripheral Bus



Target of Evaluation Description

2.2.2 Firmware and Software of the TOE

The entire firmware of the TOE consists of different parts, as described below:

One part comprises the RMS and SAM routines for SOLID FLASH[™] memory programming, security functions test, and random number online testing (Resource Management System, IC Dedicated Support Software in PP [1]). The RMS and SAM routines are stored by Infineon Technologies AG in ROM.

The second part is the STS, consisting of test and initialization routines (Self Test Software, IC Dedicated Test Software in PP [1]). The STS routines are stored in a specially protected test ROM and are not accessible by user software with the exception of firmware V77.017.13.2. For this firmware version, the user software is allowed to jump to a dedicated STS area to continue startup after anticollission has been performed.

The third part is the Flash Loader, a piece of software located in ROM and SOLID FLASH[™] memory. It supports download of user software or parts of it to SOLID FLASH[™] memory. After completion of the download the Flash Loader can be deactivated permanently by the user.

The fourth part is the NRG software interface, accessible via RMS routines, if the NRG interface option is active. Note that the NRG Interface portion is always present but deactivated in case of non-NRG Interface derivatives.

For this TOE, the user can choose between three different firmware packages as shown in Table 1.

2.2.3 Interfaces of the TOE

- The physical interface of the TOE to the external environment is the entire surface of the IC.
- The electrical interface of the TOE to the external environment includes the pads of the chip, particularly the contacted RES, I/O, CLK lines and supply lines VCC and GND. The communication meets ISO 7816/ETSI/EMV standards.
- The RF interface (radio frequency power and signal interface) enables contactless communication between a PICC (proximity integration chip card) and a PCD reader/writer (proximity coupling device). Power supply is received and data are received or transmitted by an antenna which consists of a coil with a few turns directly connected to the IC.
- The data-oriented I/O interface of the TOE is represented by the I/O pad.
- The interface to the firmware consists of special registers used for hardware configuration and control (Special Function Registers, SFR).
- The interface of the TOE to the operating system is covered by the RMS routines and by the instruction set of the TOE.
- The interface of the TOE to the test routines is formed by the STS test routine call, i.e. entry to test mode (STS-TM entry).

2.2.4 Guidance Documentation

The guidance documentation consists of:

- M7794 Hardware Reference Manual
- SLx 70 Family Production and Personalization User's Manual
- SLE 70 Programmer's Reference Manual
- SLE77 Controller Family Errata Sheet
- M7794 Security Guidelines: This document provides secure coding guidance to the application writer.
- Crypto@2304T User Manual, describing the architecture of cryptographic coprocessor on register level. It also provides a functional description of the register architecture, instruction set and gives programming guidance.
- Option 2 for Fast Startup: this document describes the fast startup option. This document is only delivered to the user in case the firmware version V77.017.13.2 is chosen.

Finally the certification report may contain an overview of recommendations to a software developer regarding the secure use of the TOE.



Target of Evaluation Description

PUBLIC

2.2.5 Forms of Delivery

The TOE can be delivered in the form of complete modules, as plain wafers in an IC case (e.g. DSO20) or in bare dies. The delivery can therefore be at the end of phase 3 or at the end of phase 4 which may also include pre-personalization steps according to [1]. In any case the testing of the TOE is finished and the extended test features are removed. From a security policy point of view the different forms of delivery do not have any impact.

The delivery to the software developer (phase 2 \rightarrow phase 1) contains the development package, which is delivered in electronic form. It contains the documents as described above, the development and debugging tools.

Part of the software delivery is the Flash Loader program, provided by Infineon Technologies AG, running on the TOE and controlling the download of user software onto the TOE via the UART interface. The download is only possible after successful authentication. The user software can also be downloaded in an encrypted way. In addition, the user can permanently block further use of the Flash Loader.

The table as follows provides an overview about form and method of TOE deliveries:

Table 2TOE deliveries: forms and methods

TOE Component	Delivered Format	Delivery Method	Comment
Hardware			
M7794 A12 and G12	Wafer, IC case, packages	Postal transfer in cages	All materials are delivered to distribution centers in cages, locked.
Firmware			
All	-	-	stored on the delivered hardware.
Software			
Not applicable			-
Guidance Documentation			
All User Guidance documents	Personalized PDF	Secured download ³	-

2.2.6 **Production sites**

The TOE may be handled at different production sites but the silicon is produced in Dresden or TSMC only. To distinguish the different production sites of various products in the field, the site is coded in the Generic Chip Ident Mode data. The exact coding of the relevant Generic chip identification data is described in [7].

The delivery measures are described in the ALC_DVS aspect.

2.2.7 TOE Configuration

This TOE is represented by various configurations called products.

The module design, layout and footprint, of all products are identical. However, minor differences between one metal mask allows the TOE to connect to different types of antennas (not part of the TOE). The metal masks differ in their input capacities of the RFI peripheral.

The degree of freedom for configuring the TOE is predefined by Infineon Technologies AG.

RMS functions, GCIM and special registers allow a customer to extract the present hardware configuration and identify the TOE. [ST] provides further information

Table 1 shows the TOE hardware configurations such as the maximum configurable memory sizes and availability of cryptographic coprocessors.



Target of Evaluation Description

Module / Feature	Values
Memories	
SOLID FLASH ™	Up to 240 kBytes
RAM for the user	Up to 6 kBytes
Modules	
Crypto2304T	Available/unavailable
SCP	Available/unavailable
Interfaces	
ISO 7816-3 slave	Available/unavailable
RFI-ISO 14443 generally	Available/unavailable
RFI Input Capacity	27pF, 56pF, 78pF
ISO 14443 Type A card mode	Available/unavailable
ISO 14443 Type B card mode	Available/unavailable
ISO 14443 Type C card mode (1)	Available/unavailable
Advanced Communication Mode	Available/unavailable
D-CLB (2)	Available/unavailable
NRG (3) availability	Available/unavailable
NRG Hardware support card mode	Available/unavailable
SW support for NRG compatible 4k cards	Available/unavailable
SW support for NRG compatible 1k cards	Available/unavailable
Direct data transfer (DDT)	Available/unavailable
Miscellaneous	
Maximum System Frequency	33 MHz to HIGH
Metal configuration number	0x1
Firmware ID	V77.017.12.0 or V77.017.12.2 or V77.017.13.2
Reduced GCIM	Available/unavailable

Table 1 TOE hardware configuration options

(1) Also known as ISO 18092 (card mode)

(2) Digital Contactless Bridge



Target of Evaluation Description

(3) The term "NRG" is solely used as an indicator of product compatibility to the respective technology. This applies to the entire document.

Two methods are available to customers to configure the TOE:

- To order a configuration, which is defined and offered by Infineon Technologies.
- To apply the Bill-Per-Use (BPU) method for the TOE. This method enables a customer to use tailored products of the TOE within the TOE's configuration options

BPU allows a customer to block chips on demand at the customer's premises. Customers, who intend to use this feature receive the TOEs in a predefined configuration. Dedicated blocking information is part of a chip configuration area. The blocking information can be modified by customers using specific APDUs. Once final blocking is done, further modifications are disabled.

The BPU software part is only present on predefined products, which have been ordered with the BPU option. In all other cases this software is not present on the product.

Reduced GCIM refers to a GCIM, whereby certain information is blocked. Nevertheless Reduced GCIM still allows to uniquely identify the TOE.

2.2.8 TOE initialization with Customer Software

Several options are available to initialize the TOE with customer software:

Table 2 Options to initialize the TOE with custom	er software
---------------------------------------------------	-------------

1	The user or/and a subcontractor downloads the software into the SOLID FLASH™ NVM. Infineon Technologies does not receive any user software.	The Flash Loader can be activated or reactivated by the user or subcontractor to download software into the SOLID FLASH™ NVM.
2	The user provides software to download into the SOLID FLASH [™] NVM to Infineon Technologies AG. The software is loaded into the SOLID FLASH [™] NVM during chip production.	
3	into the SOLID FLASH™ NVM to Infineon	The Flash Loader is blocked by Infineon but can be activated or reactivated by the user or subcontractor to download software into the SOLID FLASH [™] NVM. The user is required to provide a reactivation procedure as part of the software to Infineon Technologies AG.



Conformance Claims (ASE_CCL)

3 Conformance Claims (ASE_CCL)

3.1 CC Conformance Claim

This Security Target (ST) and the TOE claim conformance to Common Criteria version v3.1 part 1 [2], part 2 [3] and part 3 [4].

Conformance of this ST is claimed for:

Common Criteria part 2 extended and Common Criteria part 3 conformant.

3.2 PP Claim

This Security Target is in strict conformance to the

Security IC Platform Protection Profile [1].

The Security IC Platform Protection Profile is registered and certified by the Bundesamt für Sicherheit in der Informationstechnik¹ (BSI) under the reference BSI-PP-0035-2007, Version 1.0, dated 15.06.2007.

The security assurance requirements of the TOE are according to the Security IC Platform Protection Profile [1]. They are all drawn from Part 3 of the Common Criteria version v3.1.

The augmentations of the PP [1] are listed below.

Table 3Augmentations of the assurance level of the TOE

Assurance Class	Assurance components	Description
Life-cycle support	ALC_DVS.2	Sufficiency of security measures
Vulnerability assessment	AVA_VAN.5	Advanced methodical vulnerability analysis

3.3 Package Claim

This Security Target does not claim conformance to a package of [1]. The assurance level for the TOE is EAL5 augmented with the components ALC_DVS.2 and AVA_VAN.5.

¹ Bundesamt für Sicherheit in der Informationstechnik (BSI) is the German Federal Authority for Information Security



Conformance Claims (ASE_CCL)

3.4 Conformance Rationale

This security target claims strict conformance to [1].

The Target of Evaluation (TOE) is a typical security IC as defined in PP chapter 1.2.2 comprising:

- the circuitry of the IC (hardware including the physical memories),
- configuration data, initialisation data related to the IC Dedicated Software and the behaviour of the security functionality
- the IC Dedicated Software with the parts
- the IC Dedicated Test Software,
- the IC Dedicated Support Software.

The TOE is designed, produced and/or generated by the TOE Manufacturer.

Security Problem Definition:

Following [1], the security problem definition is enhanced by adding a threat, an organization security policy and an augmented assumption. Including these add-ons, the security problem definition of this security target is consistent with the statement of the security problem definition in [1], as the security target claims strict conformance to [1].

Conformance Rationale:

The augmented organizational security policy P.Add-Functions, derived from the additional security functionality of the cryptographic libraries, the augmented assumption A.Key-Function, related to the usage of key-depending functions, and the threat of memory access violation T.Mem-Access, due to specific TOE memory access control functionality, have been added. These add-ons have no impact on the conformance statements regarding [2] and [1], with following rational:

- The security target remains conformant to CC [2], claim 482 as the possibility to introduce additional restrictions is given.
- The security target fulfils the strict conformance claim to [1] due to the application notes 5, 6 and 7 which apply here. By those notes the addition of further security functions and security services are covered, even without deriving particular security functionality from a threat but from a policy.

Due to additional security functionality, one coming from the cryptographic libraries - O.Add-Functions, and due to the memory access control - O.Mem-Access, additional security objectives have been introduced. These add-ons have no impact on the conformance statements regarding [2] and [1], with following rational:

- The security target remains conformant to [2], claim 482 as the possibility to introduce additional restrictions is given.
- The security target fulfils the strict conformance of the [1] due to the application note 9 applying here. This note allows the definition of high-level security goals due to further functions or services provided to the Security IC Embedded Software.

Therefore, the security objectives of this security target are consistent with the statement of the security objectives in the [1], as the security target claimed strict conformance to the [1].

All security functional requirements defined in the [1] are included and completely defined in this ST. The security functional requirements listed in the following are all taken from Common Criteria part 2 [3] and additionally included and completely defined in this ST:

- FDP_ACC.1 "Subset access control"
- FDP_ACF.1 "Security attribute based access control"
- FMT MSA.1 "Management of security attributes"
- FMT MSA.3 "Static attribute initialisation"
- FMT_SMF.1 "Specification of Management functions"
- FCS_COP.1 "Cryptographic support"
- FDP_SDI.1 "Stored data integrity monitoring"
- FDP_SDI.2 "Stored data integrity monitoring and action"

The security functional requirement

- FPT_TST.2 "Subset TOE security testing"(Requirement from [3])
- FCS_RNG.1 "Random number generation"



Conformance Claims (ASE_CCL)

are included and completely defined in this ST, section 6.

All assignments and selections of the security functional requirements are done in [1] and in this Security Target Lite in section 7.2.

The Assurance Requirements of the TOE obtain the Evaluation Assurance Level 5 augmented with the assurance components ALC_DVS.2 and AVA_VAN.5 for the TOE.

3.5 Application Notes

The functional requirement FCS_RNG.1 is a refinement of the FCS_RNG.1 defined in the Protection Profile [1] according to "Anwendungshinweise und Interpretationen zum Schema (AIS)" [6].



4 Security Problem Definition (ASE_SPD)

The content of the PP [1] applies to this chapter completely.

4.1 Threats

The threats are directed against the assets and/or the security functions of the TOE. For example, certain attacks are only one step towards a disclosure of assets while others may directly lead to a compromise of the application security. The more detailed description of specific attacks is given later on in the process of evaluation and certification. An overview on attacks is given in [1] section 3.2.

The threats to security are defined and described in [1] section 3.2.

able 4 Threats according to [1]		
T.Phys-Manipulation	Physical Manipulation	
T.Phys-Probing	Physical Probing	
T.Malfunction	Malfunction due to Environmental Stress	
T.Leak-Inherent	Inherent Information Leakage	
T.Leak-Forced	Forced Information Leakage	
T.Abuse-Func	Abuse of Functionality	
T.RND	Deficiency of Random Numbers	

4.1.1 Additional Threat due to TOE specific Functionality

The additional functionality of introducing sophisticated privilege levels and access control allows the secure separation between the operation system(s) and applications, the secure downloading of applications after personalization and enables multitasking by separating memory areas and performing access controls between different applications. Due to this additional functionality "area based memory access control" a new threat is introduced.

The Smartcard Embedded Software is responsible for its User Data according to the assumption "Treatment of User Data (A.Resp-Appl)". However, the Smartcard Embedded Software may comprise different parts, for instance an operating system and one or more applications. In this case, such parts may accidentally or deliberately access data (including code) of other parts, which may result in a security violation.

The TOE shall avert the threat "Memory Access Violation (T.Mem-Access)" as specified below.

T.Mem-Access Memory Access Violation

Parts of the Smartcard Embedded Software may cause security violations by accidentally or deliberately accessing restricted data (which may include code) or privilege levels. Any restrictions are defined by the security policy of the specific application context and must be implemented by the Smartcard Embedded Software.

Table 5 Additional threats due to TOE specific functions and augmentations

T.Mem-Access	Memory Access Violation
--------------	-------------------------

For details see [1] section 3.2.

4.1.2 Assets regarding the Threats

The primary assets concern the User Data which includes the user data as well as program code (Security IC Embedded Software) stored and in operation and the provided security services. These assets have to be protected while being executed and or processed and on the other hand, when the TOE is not in operation.

This leads to four primary assets with its related security concerns:

SC1 Integrity of User Data and of the Security IC Embedded Software (while being executed/processed and while being stored in the TOE's memories),



Security Problem Definition (ASE_SPD)

- SC2 Confidentiality of User Data and of the Security IC Embedded Software (while being processed and while being stored in the TOE's memories)
- SC3 Correct operation of the security services provided by the TOE for the Security IC Embedded Software.
- SC4 Continuous availability of random numbers

SC4 is an additional security service provided by this TOE which is the availability of random numbers. These random numbers are generated either by a true random number or a deterministic random number generator or by both, when a true random number is used as seed for the deterministic random number generator. Note that the generation of random numbers is a requirement of [1].

To be able to protect the listed assets the TOE shall protect its security functionality as well. Therefore critical information about the TOE shall be protected. Critical information include:

- logical design data, physical design data, IC Dedicated Software, and configuration data
- Initialisation Data and Pre-personalisation Data, specific development aids, test and characterisation related data, material for software development support, and reticles.

The information and material produced and/or processed by the TOE Manufacturer in the TOE development and production environment (Phases 2 up to TOE Delivery) can be grouped as follows:

- logical design data,
- physical design data,
- IC Dedicated Software, Security IC Embedded Software, Initialisation Data and Pre-personalisation Data,
- specific development aids,
- test and characterisation related data,
- material for software development support, and
- reticles and products in any form

as long as they are generated, stored, or processed by the TOE Manufacturer.

For details see PP [1] section 3.1.

4.2 Organizational Security Policies

The TOE has to be protected during the first phases of its lifecycle (phases 2 up to TOE delivery which may follow phase 3 or phase 4). Later on each variant of the TOE has to be self-protective. The organisational security policy covers this aspect.

P.Process-TOE Protection during TOE Development and Production

An accurate identification must be established for the TOE. This requires that each instantiation of the TOE carries this unique identification.

The organisational security policies are defined and described in PP [1] section 3.3. Due to the augmentations of PP [1] an additional policy is introduced and described in the next chapter.

Table 6Organizational Security Policies according PP [1]

P.Process-TOE	Protection during TOE Development and Production
---------------	--------------------------------------------------

4.2.1 Augmented Organizational Security Policy

Due to the augmentations of [1] an additional policy is introduced.

The TOE provides specific security functionality, which can be used by the Smartcard Embedded Software. Following specific security functionality is listed which is not derived from any threats identified for the TOE's environment because it can only be decided in the context of the smartcard application, against which threats the Smartcard Embedded Software will use the specific security functionality.

The IC Developer / Manufacturer must apply the policy "Additional Specific Security Functionality (P.Add-Functions)" as specified below.

P.Add-Functions Additional Specific Security Functionality

The TOE shall provide the following specific security functionality to the Smartcard Embedded Software:



Security Problem Definition (ASE_SPD)

- Advanced Encryption Standard (AES)
- Triple Data Encryption Standard (3DES)

Note:

The SCP can be blocked. The blocking depends on the user's choice prior to the production of the hardware. In case of a blocked SCP no hardware support for 3DES and AES is possible. The inaccessibility of the deselected SCP cryptographic coprocessor is without impact on any other security policy of the TOE. It is exactly equivalent to the situation where the user decides not to use the cryptographic co-processor.

End of note.

4.3 Assumptions

The TOE assumptions on the operational environment are defined and described in [1] section 3.4.

The assumptions concern the phases where the TOE has left the chip manufacturer.

A.Process-Sec-IC Protection during Packaging, Finishing and Personalization

It is assumed that security procedures are used after delivery of the TOE by the TOE Manufacturer up to delivery to the end-consumer to maintain confidentiality and integrity of the TOE and of its manufacturing and test data (to prevent any possible copy, modification, retention, theft or unauthorised use).

A.Plat-Appl Usage of Hardware Platform

The Security IC Embedded Software is designed so that the requirements from the following documents are met: (i) TOE guidance documents (refer to the Common Criteria assurance class AGD) such as the hardware data sheet, and the hardware application notes, and (ii) findings of the TOE evaluation reports relevant for the Security IC Embedded Software as documented in the certification report.

A.Resp-Appl Treatment of User Data

All User Data are owned by Security IC Embedded Software. Therefore, it must be assumed that security relevant User Data (especially cryptographic keys) are treated by the Security IC Embedded Software as defined for its specific application context.

The support of cipher schemas needs to make an additional assumption.

Table 7Table 1: Assumption according to [1]

A.Process-Sec-IC	Protection during Packaging, Finishing and Personalization
A.Plat-Appl	Usage of Hardware Platform
A.Resp-Appl	Treatment of User Data



Security Problem Definition (ASE_SPD)

4.3.1 Augmented Assumptions

The developer of the Smartcard Embedded Software must ensure the appropriate "Usage of Key-dependent Functions (A.Key-Function)" while developing this software in Phase 1 as specified below.

A.Key-Function Usage of Key-dependent Functions

Key-dependent functions (if any) shall be implemented in the Smartcard Embedded Software in a way that they are not susceptible to leakage attacks (as described under T.Leak-Inherent and T.Leak-Forced).

Note that here the routines which may compromise keys when being executed are part of the Smartcard Embedded Software. In contrast to this the threats T.Leak-Inherent and T.Leak-Forced address (i) the cryptographic routines which are part of the TOE

For details see [1] section 3.4.



Security objectives (ASE_OBJ)

5 Security objectives (ASE_OBJ)

This section shows the subjects and objects, which are relevant to the TOE. A short overview is given in the following.

The user has the following standard high-level security goals related to the assets:

- SG1 maintain the integrity of User Data and of the Security IC Embedded Software
- SG2 maintain the confidentiality of User Data and of the Security IC Embedded Software
- SG3 maintain the correct operation of the security services provided by the TOE for the Security IC Embedded Software
- SG4 provision of random numbers.

5.1 Security objectives of the TOE

The security objectives of the TOE are defined and described in [1] section 4.1.

O.Phys-Manipulation	Protection against Physical Manipulation
O.Phys-Probing	Protection against Physical Probing
O.Malfunction	Protection against Malfunction
O.Leak-Inherent	Protection against Inherent Information Leakage
O.Leak-Forced	Protection against Forced Information Leakage
O.Abuse-Func	Protection against Abuse of Functionality
O.Identification	TOE Identification
O.RND	Random Numbers

Table 8Objectives for the TOE according to [1]

The TOE provides "Additional Specific Security Functionality (O.Add-Functions)" as specified below.

O.Add-Functions Additional Specific Security Functionality

The TOE must provide the following specific security functionality to the Smartcard Embedded Software:

- Advanced Encryption Standard (AES)
- Triple Data Encryption Standard (3DES),

Note:

The SCP can be blocked. The blocking depends on the user's choice prior to the production of the hardware. In case of a blocked SCP no hardware support for 3DES and AES is possible. The inaccessibility of the deselected SCP cryptographic coprocessor is without impact on any other security policy of the TOE. It is exactly equivalent to the situation where the user decides not to use the cryptographic co-processor.

End of note.

The TOE shall provide "Area based Memory Access Control (O.Mem-Access)" as specified below.

O.Mem-Access Area based Memory Access Control

The TOE must provide the Smartcard Embedded Software with the capability to define restricted access memory areas. The TOE must then enforce the partitioning of such memory areas so that access of software to memory areas and privilege levels is controlled as required, for example, in a multi-application environment.



Security objectives (ASE_OBJ)

Table 9 Additional objectives due to TOE specific functions and augmentations

O.Add-Functions	Additional specific security functionality
O.Mem-Access	Area based Memory Access Control

5.2 Security Objectives for the development and operational Environment

The security objectives for the security IC embedded software development environment and the operational environment is defined in [1] section 4.2 and 4.3. The table below lists the security objectives.

Table 10 Security objectives for the environment according to [1]

Phase 1	OE.Plat-Appl OE.Resp-Appl	Usage of Hardware Platform Treatment of User Data
Phase 5 – 6 optional Phase 4	OE.Process-Sec-IC	Protection during composite product manufacturing

5.2.1 Clarification of "Usage of Hardware Platform (OE.Plat-Appl)"

Regarding the cryptographic services this objective of the environment has to be clarified. The TOE supports cipher schemes as additional specific security functionality. If required the Smartcard Embedded Software shall use these cryptographic services of the TOE and their interface as specified. When key-dependent functions implemented in the Smartcard Embedded Software are just being executed, the Smartcard Embedded Software must provide protection against disclosure of confidential data (User Data) stored and/or processed in the TOE by using the methods described under "Inherent Information Leakage (T.Leak-Inherent)" and "Forced Information Leakage (T.Leak-Forced)".

The objectives of the environment regarding the memory, software and firmware protection and the SFR and peripheralaccess-rights-handling have to be clarified. For the separation of different applications the Smartcard Embedded Software (Operating System) may implement a memory management scheme based upon security functions of the TOE.

5.2.2 Clarification of "Treatment of User Data (OE.Resp-Appl)"

Regarding the cryptographic services this objective of the environment has to be clarified. By definition cipher or plain text data and cryptographic keys are User Data. The Smartcard Embedded Software shall treat these data appropriately, use only proper secret keys (chosen from a large key space) as input for the cryptographic function of the TOE and use keys and functions appropriately in order to ensure the strength of cryptographic operation.

This means that keys are treated as confidential as soon as they are generated. The keys must be unique with a very high probability, as well as cryptographically strong. For example, it must be ensured that it is beyond practicality to derive the private key from a public key if asymmetric algorithms are used. If keys are imported into the TOE and/or derived from other keys, quality and confidentiality must be maintained. This implies that appropriate key management has to be realised in the environment.

Regarding the memory, software and firmware protection and the SFR and peripheral access rights handling these objectives of the environment has to be clarified. The treatment of User Data is also required when a multi-application operating system is implemented as part of the Smartcard Embedded Software on the TOE. In this case the multi-application operating system should not disclose security relevant user data of one application to another application when it is processed or stored on the TOE.

5.2.3 Clarification of "Protection during Composite product manufacturing (OE.Process-Sec-IC)"

The protection during packaging, finishing and personalization includes also the personalization process (Flash Loader software) and the personalization data (TOE software components) during Phase 4, Phase 5 and Phase 6.



Security objectives (ASE_OBJ)

5.3 Security Objectives Rationale

The security objectives rationale of the TOE are defined and described in PP [1] section 4.4. For organizational security policy P.Add-Functions, OE.Plat-Appl and OE.Resp-Appl the rationale is given in the following description.

Table 11 Security Objective Rational

Assumption, Threat or Organisational Security Policy	Security Objective
P.Add-Functions	O.Add-Functions
A.Key-Function	OE.Plat-Appl
	OE.Resp-Appl
T.Mem-Access	O.Mem-Access

The justification related to the security objective "Additional Specific Security Functionality (O.Add-Functions)" is as follows: Since O.Add-Functions requires the TOE to implement exactly the same specific security functionality as required by P.Add-Functions; the organisational security policy is covered by the objective.

Nevertheless the security objectives O.Leak-Inherent, O.Phys-Probing, O.Malfunction, O.Phys-Manipulation and O.Leak-Forced define how to implement the specific security functionality required by P.Add-Functions. (Note that these objectives support that the specific security functionality is provided in a secure way as expected from P.Add-Functions.) Especially O.Leak-Inherent and O.Leak-Forced refer to the protection of confidential data (User Data or TSF data) in general. User Data are also processed by the specific security functionality required by P.Add-Functions.

Compared to [1] clarification has been made for the security objective "Usage of Hardware Platform (OE.Plat-Appl)": If required the Smartcard Embedded Software shall use these cryptographic services of the TOE and their interface as specified. In addition, the Smartcard Embedded Software must implement functions which perform operations on keys (if any) in such a manner that they do not disclose information about confidential data. The non disclosure due to leakage A.Key-Function attacks is included in this objective OE.Plat-Appl. This addition ensures that the assumption A.Plat-Appl is still covered by the objective OE.Plat-Appl although additional functions are being supported according to O.Add-Functions.

Compared to [1] a clarification has been made for the security objective "Treatment of User Data (OE.Resp-Appl)": By definition cipher or plain text data and cryptographic keys are User Data. So, the Smartcard Embedded Software will protect such data if required and use keys and functions appropriately in order to ensure the strength of cryptographic operation. Quality and confidentiality must be maintained for keys that are imported and/or derived from other keys. This implies that appropriate key management has to be realised in the environment. That is expressed by the assumption A.Key—Function which is covered from OE.Resp–Appl. These measures make sure that the assumption A.Resp-Appl is still covered by the security objective OE.Resp-Appl although additional functions are being supported according to P.Add-Functions.

Compared to the PP [1] an enhancement regarding memory area protection has been established. The clear definition of privilege levels for operated software establishes the clear separation of different restricted memory areas for running the firmware, downloading and/or running the operating system and to establish a clear separation between different applications. Nevertheless, it is also possible to define a shared memory section where separated applications may exchange defined data. The privilege levels clearly define by using a hierarchical model the access right from one level to the other. These measures ensure that the threat T.Mem-Access is clearly covered by the security objective O.Mem-Access.

The objective O.RND corresponds directly to the description of the threat T.RND. Therefore T.RND is covered by O.RND.

The justification of the additional policy and the additional assumption show that they do not contradict to the rationale already given in the Protection Profile for the assumptions, policy and threats defined there.



Extended Component Definition (ASE_ECD)

6 Extended Component Definition (ASE_ECD)

There are four extended components defined and described for the TOE:

- the family FCS_RNG at the class FCS Cryptographic Support
- the family FMT_LIM at the class FMT Security Management
- the family FAU_SAS at the class FAU Security Audit
- the component FPT_TST.2 at the class FPT Protection of the TSF

The extended components FMT_LIM and FAU_SAS are defined and described in PP [1] section 5. The component FPT_TST.2 and FCS_RNG are defined in the following sections.

6.1 Component "Subset TOE security testing (FPT_TST)"

The security is strongly dependent on the correct operation of the security functions. Therefore, the TOE shall support that particular security functions or mechanisms are tested in the operational phase (Phase 7). The tests can be initiated by the Smartcard Embedded Software and/or by the TOE or is done automatically and continuously.

Part 2 of the Common Criteria provides the security functional component "TSF testing (FPT_TST.1)". The component FPT_TST.1 provides the ability to test the TSF's correct operation.

For the user it is important to know which security functions or mechanisms can be tested. The functional component FPT_TST.1 does not mandate to explicitly specify the security functions being tested. In addition, FPT_TST.1 requires verification of the integrity of TSF data and of the stored TSF executable code which might violate the security policy. Therefore, the functional component **"Subset TOE security testing (FPT_TST.2)"** of the family TSF self test has been newly created. This component allows that particular parts of the security mechanisms and functions provided by the TOE are tested.

6.2 Definition of FPT_TST.2

The functional component "Subset TOE security testing (FPT_TST.2)" has been newly created (Common Criteria Part 2 extended). This component allows that particular parts of the security mechanisms and functions provided by the TOE can be tested after TOE Delivery or are tested automatically and continuously during normal operation transparent for the user.

This security functional component is used instead of the functional component FPT_TST.1 from Common Criteria Part 2. For the user it is important to know which security functions or mechanisms can be tested. The functional component FPT_TST.1 does not mandate to explicitly specify the security functions being tested. In addition, FPT_TST.1 requires verifying the integrity of TSF data and stored TSF executable code which might violate the security policy.

The functional component "Subset TOE testing (FPT_TST.2)" is specified as follows (Common Criteria Part 2 extended).



Extended Component Definition (ASE_ECD)

1

2

6.3 TSF self test (FPT_TST)

Family Behavior The Family Behavior is defined in [3] section 15.14 (442,443). Component levelling

FPT_TST TSF self test

FPT_TST.1: The component FPT_TST.1 is defined in [3] section 15.14 (444, 445, 446).

FPT_TST.2: Subset TOE security testing, provides the ability to test the correct operation of particular security functions or mechanisms. These tests may be performed at start-up, periodically, at the request of the authorized user, or when other conditions are met. It also provides the ability to verify the integrity of TSF data and executable code.

Management: FPT_TST.2

The following actions could be considered for the management functions in FMT:

- management of the conditions under which subset TSF self testing occurs, such as during initial start-up, regular interval or under specified conditions
- management of the time of the interval appropriate.

Audit: FPT_TST.2

There are no auditable events foreseen.

FPT_TST.2 Subset TOE testing

Hierarchical to: No other components.

Dependencies: No dependencies

FPT_TST.2.1: The TSF shall run a suite of self tests [selection: during initial start-up, periodically during normal operation, at the request of the authorized user, and/or at the conditions [assignment: conditions under which self test should occur]] to demonstrate the correct operation of [assignment: functions and/or mechanisms].

6.4 Family "Generation of Random Numbers (FCS_RNG)"

The component "Random number generation (FCS_RNG.1)" has to be newly created according to "Anwendungshinweise und Interpretationen zum Schema (AIS)" [6]. This security functional component is used instead of the functional component FCS_RNG.1 defined in the protection profile [1].

The family "Generation of random numbers (FCS_RNG)" is specified as follows (Common Criteria Part 2 extended).

6.5 Definition of FCS_RNG.1

This section describes the functional requirements for the generation of random numbers, which

may be used as secrets for cryptographic purposes or authentication. The IT security functional requirements for the TOE are defined in an additional family (FCS_RNG) of the Class FCS (Cryptographic support).

FCS_RNG Generation of random numbers

Family Behaviour

This family defines quality requirements for the generation of random numbers that are intended

to be used for cryptographic purposes.

Component levelling:



Extended Component Definition (ASE_ECD)

1

FCS_RNG: Generation of random numbers

FCS_RNG.1: Generation of random numbers, requires that the random number generator implements defined security capabilities and that the random numbers meet а defined quality metric.

Management: FCS_RNG.1

There are no management activities foreseen.

Audit: FCS_RNG.1

There are no actions defined to be auditable.

- **FCS_RNG.1** Random number generation
- Hierarchical to: No other components.
- Dependencies: No dependencies.
- FCS_RNG.1.1: The TSF shall provide a [selection: physical, non-physical true, deterministic, hybrid physical, hybrid deterministic] random number generator that implements: [assignment: list of security capabilities].
- FCS_RNG.1.2: The TSF shall provide random numbers that meet [assignment: a defined quality metric].
- Application Note 1: The functional requirement FCS_RNG.1 is a refinement of the FCS_RNG.1 defined in the Protection Profile [1] according to "Anwendungshinweise und Interpretationen zum Schema (AIS)" [6].



Security Requirements (ASE_REQ)

7 Security Requirements (ASE_REQ)

For this section [1] section 6 can be applied completely.

7.1 TOE Security Functional Requirements

The security functional requirements (SFR) for the TOE are defined and described in [1] section 6.1 and in the following description.

Table 12 provides an overview of the functional security requirements of the TOE, defined in [1] section 6.1. The last column shows, whether the requirement is refined. The refinements are also valid for this ST.

 Table 12
 Security functional requirements defined in PP [1]

Security Fun	ctional Requirement	Refined in PP [1]
FRU_FLT.2	"Limited fault tolerance"	Yes
FPT_FLS.1	"Failure with preservation of secure state"	Yes
FMT_LIM.1	"Limited capabilities"	No
FMT_LIM.2	"Limited availability"	No
FAU_SAS.1	"Audit storage"	No
FPT_PHP.3	"Resistance to physical attack"	Yes
FDP_ITT.1	"Basic internal transfer protection"	Yes
FPT_ITT.1	"Basic internal TSF data transfer protection"	Yes
FDP_IFC.1	"Subset information flow control"	No

Table 13 provides an overview about the augmented security functional requirements, which are added to the TOE and defined in this ST. All requirements are taken from [3] Part 2, with the exception of requirement FPT_TST.2 and FCS_RNG.1, which are defined in this ST completely.

Table 13 Augmented security functional requirements

Security Functional Requirement		
FPT_TST.2	"Subset TOE security testing"	
FDP_ACC.1	"Subset access control"	
FDP_ACF.1	"Security attribute based access control"	
FMT_MSA.1	"Management of security attributes"	
FMT_MSA.3	"Static attribute initialisation"	
FMT_SMF.1	"Specification of Management functions"	
FCS_COP.1	"Cryptographic support"	
FDP_SDI.1	"Stored data integrity monitoring	
FDP_SDI.2	"Stored data integrity monitoring and action"	
FCS_RNG.1	"Random number generation"	

All assignments and selections of the security functional requirements of the TOE are done in [1] and in the following description.

The above marked extended components FMT_LIM.1 and FMT_LIM.2 are introduced in [1] to define the IT security functional requirements of the TOE as an additional family (FMT_LIM) of the Class FMT (Security Management). This



Security Requirements (ASE_REQ)

family describes the functional requirements for the Test Features of the TOE. The new functional requirements were defined in the class FMT because this class addresses the management of functions of the TSF.

The additional component FAU_SAS is introduced to define the security functional requirements of the TOE of the Class FAU (Security Audit). This family describes the functional requirements for the storage of audit data and is described in the next chapter.

The requirement FPT_TST.2 is the subset of TOE testing and originated in [3]. This requirement is given as the correct operation of the security functions is essential. The TOE provides mechanisms to cover this requirement by the smartcard embedded software and/or by the TOE itself.

7.1.1 Extended Components FCS_RNG.1 and FAU_SAS.1

7.1.1.1 FCS_RNG

To define the IT security functional requirements of the TOE an additional family (FCS_RNG) of the Class FCS (cryptographic support) is defined here. This family describes the functional requirements for random number generation used for cryptographic purposes.

- FCS_RNG.1 Random Number Generation
- Hierarchical to: No other components
- Dependencies: No dependencies
- FCS_RNG.1 Random numbers generation Class PTG.2 according to [6]
- FCS_RNG.1.1 The TSF shall provide a *physical* random number generator that implements:
 - PTG.2.1 A total failure test detects a total failure of entropy source immediately when the RNG has started. When a total failure is detected, no random numbers will be output.
 - PTG.2.2 If a total failure of the entropy source occurs while the RNG is being operated, the RNG prevents the output of any internal random number that depends on some raw random numbers that have been generated after the total failure of the entropy source.
 - PTG.2.3 The online test shall detect non-tolerable statistical defects of the raw random number sequence (i) immediately when the RNG has started, and (ii) while the RNG is being operated. The TSF must not output any random numbers before the power-up online test has finished successfully or when a defect has been detected.
 - PTG.2.4 The online test procedure shall be effective to detect non-tolerable weaknesses of the random numbers soon.
 - PTG.2.5 The online test procedure checks the quality of the raw random number sequence. It is triggered continuously. The online test is suitable for detecting non-tolerable statistical defects of the statistical properties of the raw random numbers within an acceptable period of time.

FCS_RNG.1.2 The TSF shall provide *numbers in the format 8- or 16-bit* that meet

- PTG.2.6 Test procedure A, as defined in [6] does not distinguish the internal random numbers from output sequences of an ideal RNG.
- PTG.2.7 The average Shannon entropy per internal random bit exceeds 0.997.
- Application Note 2:The functional requirement FCS_RNG.1 is a refinement of FCS_RNG.1 defined in the ProtectionProfile [1] according to "Anwendungshinweise und Interpretationen zum Schema (AIS)" [6].

7.1.1.2 FAU_SAS

To define the security functional requirements of the TOE an additional family (FAU_SAS) of the Class FAU (Security Audit) is defined here. This family describes the functional requirements for the storage of audit data. It has a more general approach than FAU_GEN, because it does not necessarily require the data to be generated by the TOE itself and because it does not give specific details of the content of the audit records.

The TOE shall meet the requirement "Audit storage (FAU_SAS.1)" as specified below (Common Criteria Part 2 extended).



Security Requirements (ASE_REQ)

FAU_SAS.1Audit StorageHierarchical to:No dependenciesDependencies:No dependencies.

FAU_SAS.1.1 The TSF shall provide the test process before TOE Delivery with the capability to store the Initialization Data and/or Pre-personalization Data and/or supplements of the Security IC Embedded Software in the not changeable configuration page area and non-volatile memory.

Note, that the TOE can be clearly identified by the Generic Chip Identification Mode (GCIM) and dedicated RMS functions. The GCIM outputs a.o. the chip identification, design step and firmware identifier. Dedicated RMS functions allow a customer to extract the present hardware configuration and the original Chip Identifier Byte, which was valid before blocking.

7.1.2 Subset of TOE testing

The security is strongly dependent on the correct operation of the security functions. Therefore, the TOE shall support that particular security functions or mechanisms are tested in the operational phase (Phase 7). The tests can be initiated by the Smartcard Embedded Software and/or by the TOE.

The TOE shall meet the requirement "Subset TOE testing (FPT_TST.2)" as specified below (Common Criteria Part 2 extended).

FPT_TST.2	Subset TOE testir	Ig
Hierarchical to:	No other components.	
Dependencies:	No dependencies	
FPT_TST.2.1	The TSF shall run a suite of self tests at the <i>request of the authorised user</i> to demonstrate the correct operation of the <i>alarm lines and/or following environmental sensor mechanisms:</i>	
	0	CORE – CPU related alarms
	0	SCP - Symmetric Cryptographic Co-Processor
	0	Temperature alarm
	0	Memory Bus
	0	NVM_MISS – SOLID FLASH™ memory illegal addressing alarm
	0	FSE – Internal Frequency Sensor alarm
	0	Light – Light sensitive alarm
	0	WDT - Watch Dog Timer related alarms
	0	SW – Software triggered alarm
	0	TRNG – True Random Number Generator
	0	Glitch sensor alarm
	0	Backside light detection (BLD) - alarm
	0	RAM/ROMEDC or SOUD ELASHIM momory ECC

○ RAM/ROM EDC or SOLID FLASH[™] memory ECC

7.1.3 Memory access control

Usage of multiple applications in one Smartcard often requires code and data separation in order to prevent one application from accessing code and/or data of another application. For this reason the TOE provides Area based Memory Access Control. The underlying memory management unit (MMU) is documented in section 4 of [7].

The security service being provided is described in the Security Function Policy (SFP) **Memory Access Control Policy**. The security functional requirement **"Subset access control (FDP_ACC.1)"** requires that this policy is in place and defines the scope were it applies. The security functional requirement **"Security attribute based access control (FDP_ACF.1)"** defines security attribute usage and characteristics of policies. It describes the rules for the function that implements the Security Function Policy (SFP) as identified in FDP_ACC.1. The decision whether an access is permitted or not is taken based upon



Security Requirements (ASE_REQ)

attributes allocated to the software. The Smartcard Embedded Software defines the attributes and memory areas. The corresponding permission control information is evaluated "on-the-fly" by the hardware so that access is granted/effective or denied/inoperable.

The security functional requirement **"Static attribute initialisation (FMT_MSA.3)"** ensures that the default values of security attributes are appropriately either permissive or restrictive in nature. Alternative values can be specified by any subject provided that the **Memory Access Control Policy** allows that. This is described by the security functional requirement **"Management of security attributes (FMT_MSA.1)"**. The attributes are determined during TOE manufacturing (FMT_MSA.3) or set at run-time (FMT_MSA.1).

From TOE's point of view the different roles in the Smartcard Embedded Software can be distinguished according to the memory based access control. However the definition of the roles belongs to the user software.

The following Security Function Policy (SFP) **Memory Access Control Policy** is defined for the requirement "Security attribute based access control (FDP_ACF.1)":

Memory Access Control Policy

The TOE shall control read, write, delete and execute accesses of software running at the privilege levels as defined below. Any access is controlled, regardless whether the access is on code or data or a jump on any other privilege level outside the current one.

The memory model provides distinct, independent privilege levels separated from each other in the virtual address space. These levels are referred to as the Infineon Technologies (IFX) level, operating system 1 and 2 levels (OS1, OS2), shared application level, and application 1 and 2 levels. A pseudo-level is the "current" level, which is simply the level on which code is currently being executed. The access rights are controlled by the MMU and related to the privilege level as depicted in following diagram:




Figure 2 Privilege Levels of the TOE

The TOE shall meet the requirement "Subset access control (FDP_ACC.1)" as specified below.

FDP_ACC.1	Subset access control
Hierarchical to:	No other components.
Dependencies:	FDP_ACF.1 Security attribute based access control
FDP_ACC.1.1	The TSF shall enforce the Memory Access Control Policy on all subjects (software running at the defined and assigned privilege levels), all objects (data including code stored in memories) and all the operations defined in the Memory Access Control Policy, i.e. privilege levels.

The TOE shall meet the requirement "Security attribute based access control (FDP_ACF.1)" as specified below.



Security Requirements (ASE_REQ)

PUBLIC

FDP_ACF.1	Security attribute based access control		
Hierarchical to:	No other components.		
Dependencies:	FDP_ACC.1 Subset access control FMT MSA.3 Static attribute initialisation		
FDP_ACF.1.1	The TSF shall enforce the Memory Access Control Policy to objects based on the following:		
Subject:			
-	- software running at the IFX, OS1 and OS2 privilege levels required to securely operate the chip. This includes also privilege levels running interrupt routines.		
	- software running at the privilege levels containing the application software		
Object:			
	- data including code stored in memories		
Attribut	es:		
	- the memory area where the access is performed to and/or		
	- the operation to be performed.		
FDP_ACF.1.2	The TSF shall enforce the following rules to determine if an operation among controlled subjects and controlled objects is allowed:		
	evaluate the corresponding permission control information of the relevant memory range before, during or after the access so that accesses to be denied cannot be utilised by the subject attempting to perform the operation.		
EDP ACE 1 3	The TSE shall explicitly authorize access of subjects to objects based on the following additional		

- FDP_ACF.1.3 The TSF shall explicitly authorize access of subjects to objects based on the following additional rules: none.
- FDP_ACF.1.4 The TSF shall explicitly deny access of subjects to objects based on the following additional rules: none.

The TOE shall meet the requirement "Static attribute initialisation (FMT_MSA.3)" as specified below.

FMT_MSA.3	Static attribute initialisation
Hierarchical to:	No other components.
Dependencies:	FMT_MSA.1 Management of security attributes FMT_SMR.1 Security roles
FMT_MSA.3.1	The TSF shall enforce the <i>Memory Access Control Policy</i> to provide <i>well defined</i> ¹ default values for security attributes that are used to enforce the SFP.
FMT_MSA.3.2	The TSF shall allow <i>any subject, provided that the Memory Access Control Policy is enforced and the necessary access is therefore allowed</i> ² , to specify alternative initial values to override the default values when an object or information is created.

The TOE shall meet the requirement "Management of security attributes (FMT_MSA.1)" as specified below:

FMT_MSA.1	Management of security attributes
Hierarchical to:	No other components.
Dependencies:	[FDP_ACC.1 Subset access control or FDP_IFC.1 Subset information flow control] FMT_SMF.1 Specification of management functions FMT_SMR.1 Security roles

¹ The static definition of the access rules is documented in [7]

² The Smartcard Embedded Software is intended to set the memory access control policy



Security Requirements (ASE_REQ)

FMT_MSA.1.1 The TSF shall enforce the Memory Access Control Policy to restrict the ability to change default, modify or delete the security attributes permission control information to the software running on the privilege levels.

The TOE shall meet the requirement "Specification of management functions (FMT_SMF.1)" as specified below:

FMT_SMF.1	Specification of management functions
Hierarchical to:	No other components
Dependencies:	No dependencies
FMT_SMF.1.1	The TSF shall be capable of performing the following security management functions: access the configuration registers of the MMU.



Security Requirements (ASE_REQ)

7.1.4 Support of Cipher Schemes

The following additional specific security functionality is implemented in the TOE:

FCS_COP.1 Cryptographic operation requires a cryptographic operation to be performed in accordance with a specified algorithm and with a cryptographic key of specified sizes. The specified algorithm and cryptographic key sizes can be based on an assigned standard; dependencies are discussed in Section 7.3.1.1.

The following additional specific security functionality is implemented in the TOE:

- Advanced Encryption Standard (AES)
- Triple Data Encryption Standard (3DES)

Preface regarding Security Level related to Cryptography

Preface regarding Security Level related to Cryptography

The strength of the cryptographic algorithms was not rated in the course of the product certification (see [24] Section 9, Para.4, Clause 2). But Cryptographic Functionalities with a security level of lower than 100 bits can no longer be regarded as secure without considering the application context. Therefore for these functionalities it shall be checked whether the related crypto operations are appropriate for the intended system. Some further hints and guidelines can be derived from the 'Technische Richtlinie BSI TR-02102', <u>www.bsi.bund.de</u>.

Any Cryptographic Functionality that is marked in column '*Security Level above 100 Bits*' of the following table with '*no*' achieves a security level of lower than 100 Bits (in general context).

Purpose	Cryptographic Mechanism	Standard of Implementati on	Key Size in Bits	Security Level above 100 Bits
Cryptographic Primitive	TDES	[19]	k = 112 in all operating modes	No
	TDES	proprietary	k = 168 BLD	No
	TDES	proprietary	k = 168 Recrypt Mode	Yes
	TDES	[19], [25]	k = 168 in operating modes: CBC	Yes
	TDES	[19], [25], [26]	k = 168 in operating modes: ECB. CBC-MAC, CBC-MAC-ELB	No
	AES	[20], [25]	k = 128, 192, 256 in operating modes CBC	Yes
	AES	[20], [25], [26]	k = 128, 192, 256 in operating modes: ECB, CBC-MAC, CBC- MAC-ELB	No
	AES	proprietary	k = 128, 192, 256 in operating modes: BLD	No
	AES	proprietary	k = 128, 192, 256 in operating modes: Recrypt mode	Yes
	Physical True RNG PTG.2	[6]	N/A	N/A

Table 14TOE cryptographic functionality



Security Requirements (ASE_REQ)

PUBLIC

Triple-DES Operation

The 3DES Operation of the TOE shall meet the requirement "Cryptographic operation (FCS_COP.1)" as specified below.

FCS_COP.1/3DES	Cryptographic operation			
Hierarchical to:	No other components.			
Dependencies:	FDP_ITC.1 Import of user data without security attributes, orFDP_ITC.2Import of user data with security attributes, orFCS_CKM.1Cryptographic key management]FCS_CKM.4Cryptographic key destruction			
FCS_COP.1.1/3DES	The TSF shall perform encryption and decryption in accordance with a specified cryptographic algorithm TDES in the <i>Electronic Codebook Mode (ECB)</i> , in the <i>Cipher Block Chaining Mode (CBC)</i> , in the Blinding Feedback Mode (BLD), in the Cipher Block Chaining Mode (CBC-MAC), in the CBC-MAC- encrypt-last-block (CBC-MAC-ELB) and in the Recrypt Mode and cryptographic key sizes of 112 bit and 168 bit that meet the following standards:			
	• TDES: [19]			
	• ECB,CBC: [25]			
	• CBC-MAC, CBC-MAC-ELB: [26]			

• Recrypt Mode, BLD: Proprietary, [7]

Note: In case the SCP is blocked no 3DES computation by hardware is supported. End of Note

AES Operation

The AES Operation of the TOE shall meet the requirement "Cryptographic operation (FCS_COP.1)" as specified below.

FCS_COP.1/AES	ptographic operation			
Hierarchical to:	No other components.			
Dependencies:	[FDP_ITC.1 Import of user data without security attributes, or FDP_ITC.2 Import of user data with security attributes, or FCS_CKM.1 Cryptographic key generation] FCS_CKM.4 Cryptographic key destruction			
FCS_COP.1.1/AES	The TSF shall perform <i>decryption and encryption</i> in accordance with a specified cryptographic algorithm AES in <i>Electronic Codebook Mode (ECB), in the Cipher Block Chaining Mode (CBC), in the Blinding Feedback Mode (BLD), in the Cipher Block Chaining Mode (CBC-MAC), in the CBC-MAC- encrypt-last-block (CBC-MAC-ELB) and in the Recrypt Mode and cryptographic key sizes of 128 bit, 192 bit and 256 bit that meet the following standards:</i>			
	• AES: [20]			
	• ECB,CBC: [25]			
	• CBC-MAC, CBC-MAC-ELB: [26]			
	 Recrypt Mode, BLD: Proprietary, [7] 			

Note: In case the SCP is blocked no AES computation by hardware is supported. End of note

7.1.5 Data Integrity

The TOE shall meet the requirement "Stored data integrity monitoring (FDP_SDI.1)" as specified below:

FDP_SDI.1	Stored data integrity monitoring
Hierarchical to:	No other components
Dependencies:	No dependencies



Security Requirements (ASE_REQ)

The TSF shall monitor user data stored in containers controlled by the TSF for inconsistencies FDP_SDI.1.1 between stored data based on the following attributes: EDC value for ROM and RAM smart parity for the cache and ECC value for the NVM and verification of stored data in NVM. The TOE shall meet the requirement "Stored data integrity monitoring and action (FDP_SDI.2)" as specified below: FDP_SDI.2 Stored data integrity monitoring and action Hierarchical to: FDP_SDI.1 stored data integrity monitoring Dependencies: No dependencies FDP_SDI.2.1 The TSF shall monitor user data stored in containers controlled by the TSF for data integrity and one- and/or more-bit-errors on all objects, based on the following attributes: corresponding EDC value for ROM and RAM, smart parity for Cache and error correction ECC for the NVM. Upon detection of a data integrity error, the TSF shall correct 1 bit errors in the NVM FDP_SDI.2.2 automatically and inform the user about other bit errors.



Security Requirements (ASE_REQ)

7.2 TOE Security Assurance Requirements

The evaluation assurance level is EAL 5 augmented with ALC_DVS.2 and AVA_VAN.5. In the following table, the security assurance requirements are given. The augmentation of the assurance components compared to [1] is expressed with bold letters.

Table 15Assurance components

Aspect	Acronym	Description	Refinement	
Development	ADV_ARC.1	Security Architecture Description	[1]	
	ADV_FSP.5	Complete semi-formal functional specification with additional error information	[1]	
	ADV_IMP.1	Implementation representation of the TSF	[1]	
	ADV_INT.2	Well-structured internals		
	ADV_TDS.4	Semi-formal modular design		
Guidance Documents	AGD_OPE.1	Operational user guidance	[1]	
	AGD_PRE.1	Preparative procedures	[1]	
Life-Cycle Support	ALC_CMC.4	Production support, acceptance procedures and automation	[1]	
	ALC_CMS.5	Development tools CM coverage	in ST	
	ALC_DEL.1	Delivery procedures	[1]	
	ALC_DVS.2	Sufficiency of security measures	[1]	
	ALC_LCD.1	Developer defined life-cycle model		
	ALC_TAT.2	Compliance with implementation standards		
Security Target Evaluation	ASE_CCL.1	Conformance claims		
	ASE_ECD.1	Extended components definition		
	ASE_INT.1	ST introduction		
	ASE_OBJ.2	Security objectives		
	ASE_REQ.2	Derived security requirements		
	ASE_SPD.1	Security problem definition		
	ASE_TSS.1	TOE summary specification		
Tests	ATE_COV.2	Analysis of coverage	[1]	
	ATE_DPT.3	Testing: modular design		
	ATE_FUN.1	Functional testing		
	ATE_IND.2	Independent testing - sample		
Vulnerability Assessment	AVA_VAN.5	Advanced methodical vulnerability analysis	[1]	

7.2.1 Refinements

Some refinements are taken unchanged from [1]. Table 15 provides an overview.

Two refinements from the [1] have to be discussed here in the Security Target, as the assurance level is increased.

7.2.1.1 Life cycle support (ALC_CMS)

The refinement from the [1] can also be applied to the assurance level EAL 5 augmented with ALC_CMS.5. The assurance package ALC_CMS.4 is extended to ALC_CMS.5 with aspects regarding the configuration control system for the TOE. The refinement is still valid.



Security Requirements (ASE_REQ)

7.2.1.2 Functional Specification (ADV_FSP)

The refinement from the [1] can also be applied to the assurance level EAL 5 augmented with ADV_FSP.5. The assurance package ADV_FSP.4 is extended to ADV_FSP.5 with aspects regarding the level of description. ADV_FSP.5 requires a semi-formal description in addition. The refinement is still valid.

For refinement details see [1].

7.3 Security Requirements Rationale

7.3.1 Rationale for the Security Functional Requirements

The security functional requirements rationale of the TOE are defined and described in [1] section 6.3 for the following security functional requirements: FDP_ITT.1, FDP_IFC.1, FPT_ITT.1, FPT_PHP.3, FPT_FLS.1, FRU_FLT.2, FMT_LIM.1, FMT_LIM.2, FCS_RNG.1, and FAU_SAS.1.

The security functional requirements FPT_TST.2, FDP_ACC.1, FDP_ACF.1, FMT_MSA.1, FMT_MSA.3, FMT_SMF.1, FCS_COP.1, FDP_SDI.1 and FDP_SDI.2 are defined in the following description:

Objective	TOE Security Functional Requirements
O.Add-Functions	- FCS_COP.1/3DES "Cryptographic operation"
	- FCS_COP.1/AES "Cryptographic operation" -
O.Phys-Manipulation	- FPT_TST.2 " Subset TOE security testing "
O.Mem-Access	- FDP_ACC.1 "Subset access control"
	- FDP_ACF.1 "Security attribute based access control"
	- FMT_MSA.3 "Static attribute initialisation"
	 FMT_MSA.1 "Management of security attributes"
	- FMT_SMF.1 "Specification of Management Functions"
O.Malfunction	- FDP_SDI.1 "Stored data integrity monitoring"
	- FDP_SDI.2 "Stored data integrity monitoring and action"

Table 16 Rational for additional SFR in the ST

The table above gives an overview, how the security functional requirements are combined to meet the security objectives. The detailed justification is given in the following:

The justification related to the security objective "Additional Specific Security Functionality (O.Add-Functions)" is as follows:

Nevertheless, the developer of the Smartcard Embedded Software must ensure that the additional functions are used as specified and that the User Data processed by these functions are protected as defined for the application context. These issues are addressed by the specific security functional requirements:

• [FDP_ITC.1 Import of user data without security attributes or

FDP_ITC.2 Import of user data with security attributes or

FCS_CKM.1 Cryptographic key generation],

- FCS_CKM.4 Cryptographic key destruction,
- FMT_MSA.2 Secure security attributes.

All these requirements have to be fulfilled to support OE.Resp-Appl for FCS_COP.1/3DES (3DES algorithm) and for FCS_COP.1/AES (AES algorithm).

The security functional requirements required to meet the security objectives O.Leak-Inherent, O.Phys-Probing, O.Malfunction, O.Phys-Manipulation and O.Leak-Forced define how to implement the specific security functionality. However, key-dependent functions could be implemented in the Smartcard Embedded Software.

The usage of cryptographic algorithms requires the use of appropriate keys. Otherwise these cryptographic functions do not provide security. The keys have to be unique with a very high probability, and must have a certain cryptographic



Security Requirements (ASE_REQ)

strength etc. In case of a key import into the TOE (which is usually after TOE delivery) it has to be ensured that quality and confidentiality are maintained. Keys for 3DES and AES are provided by the environment.

In this ST the objectives for the environment OE.Plat-Appl and OE.Resp-Appl have been clarified. The Smartcard Embedded Software defines the use of the cryptographic functions FCS_COP.1 provided by the TOE. The requirements for the environment FDP_ITC.1, FDP_ITC.2, FCS_CKM.1, FCS_CKM.4, and FMT_MSA.2 support an appropriate key management. These security requirements are suitable to meet OE.Resp-Appl.

The justification of the security objective and the additional requirements (both for the TOE and its environment) show that they do not contradict the rationale already given in the Protection Profile for the assumptions, policy and threats defined there.

The security functional component Subset TOE security testing (FPT_TST.2) has been newly created (Common Criteria Part 2 extended). This component allows that particular parts of the security mechanisms and functions provided by the TOE can be tested after TOE Delivery. This security functional component is used instead of the functional component FPT_TST.1 from Common Criteria Part 2. For the user it is important to know which security functions or mechanisms can be tested. The functional component FPT_TST.1 does not mandate to explicitly specify the security functions being tested. In addition, FPT_TST.1 requires verification of the integrity of TSF data and stored TSF executable code which might violate the security policy.

The tested security enforcing functions are SF_PS protection against Snooping, SF_PMA Protection against Modification Attacks and SF_CS Cryptographic Support.

The security functional requirement FPT_TST.2 will detect attempts to conduce a physical manipulation on the monitoring functions of the TOE. The objective of FPT_TST.2 is O.Phys-Manipulation. The physical manipulation will be tried to overcome security enforcing functions.

The security functional requirement "Subset access control (FDP_ACC.1)" with the related Security Function Policy (SFP) "Memory Access Control Policy" exactly require the implementation of an area based memory access control as required by O.Mem-Access. The related TOE security functional requirements FDP_ACC.1, FDP_ACF.1, FMT_MSA.3, FMT_MSA.1 and FMT_SMF.1 cover this security objective. The implementation of these functional requirements is represented by the dedicated privilege level concept.

The justification of the security objective and the additional requirements show that they do not contradict the rationale already given in [1] for the assumptions, policy and threats defined there. Moreover, these additional security functional requirements cover the requirements by [3] user data protection of chapter 11 which are not refined by [1].

Nevertheless, the developer of the Smartcard Embedded Software must ensure that the additional functions are used as specified and that the User Data processed by these functions are protected as defined for the application context. The TOE only provides the tool to implement the policy defined in the context of the application.

The justification related to the security objective "Protection against Malfunction due to Environmental Stress (O.Malfunction)" is as follows:

The security functional requirement "Stored data integrity monitoring (FDP_SDI.1)" requires the implementation of an Error Detection (EDC) algorithm which detects integrity errors of the data stored in RAM and ROM. By this the malfunction of the TOE using corrupt data is prevented. Therefore FDP_SDI.1 is suitable to meet the security objective.

The security functional requirement "Stored data integrity monitoring and action (FDP_SDI.2)" requires the implementation of an integrity observation and correction which is implemented by the Error Detection (EDC) and Error Correction (ECC) measures. The EDC is present in RAM and ROM of the TOE while the ECC is realized in the SOLID FLASH™ memory. These measures detect and inform about one and more bit errors. In case of the SOLID FLASH™ memory 1 bit errors of the data are corrected automatically. The ECC mechanisms prevent the TOE from using corrupt data. Therefore FDP_SDI.2 is suitable to meet the security objective.

The CC part 2 defines the component FIA_SOS.2, which is similar to FCS_RNG.1, as follows:

FIA_SOS.2 TSF Generation of secrets Hierarchical to: No other components.

- Dependencies: No dependencies.
- FIA_SOS.2.1 The TSF shall provide a mechanism to generate secrets that meet [assignment:*a defined quality metric*].



Security Requirements (ASE_REQ)

FIA_SOS.2.2 The TSF shall be able to enforce the use of TSF generated secrets for [assignment: *list of TSF functions*].

The CC part 2, annex G.3 [3], states: "This family defines requirements for mechanisms that enforce defined quality metrics on provided secrets, and generate secrets to satisfy the defined metric". Even the operation in the element FIA_SOS.2.2 allows listing the TSF functions using the generated secrets. Because all applications discussed in annex G.3 are related to authentication, the component FIA_SOS.2 is also intended for authentication purposes while the term "secret" is not limited to authentication data (cf. CC part 2, paragraphs 39-42).

Paragraph 685 in the CC part 2 [CCV31_2] recommends use of the component FCS_CKM.1 to address random number generation. However, this may hide the nature of the secrets used for key generation and does not allow describing random number generation for other cryptographic methods (e.g., challenges, padding), authentication (e.g., password seeds), or other purposes (e.g., blinding as a countermeasure against side channel attacks).

The component FCS_RNG addresses general RNG, the use of which includes but is not limited to cryptographic mechanisms. FCS_RNG allows to specify requirements for the generation of random numbers including necessary information for the intended use. These details describe the quality of the generated data where other security services rely on. Thus by using FCS_RNG a ST or PP author is able to express a coherent set of SFRs that include or use the generation of random numbers as a security service.

7.3.1.1 Dependencies of Security Functional Requirements

The dependencies of security functional requirements are defined and described in [1] section 6.3.2 for the following security functional requirements: FDP_ITT.1, FDP_IFC.1, FPT_ITT.1, FPT_PHP.3, FPT_FLS.1, FRU_FLT.2, FMT_LIM.1, FMT_LIM.2, FCS_RNG.1 and FAU_SAS.1.

The dependencies of security functional requirements for the security functional requirements FPT_TST.2, FDP_ACC.1, FDP_ACF.1, FMT_MSA.1, FMT_MSA.3, FMT_SMF.1, FCS_COP.1, FDP_SDI.1 and FDP_SDI.2 are defined in the following description.

Security Functional Requirement	Dependencies	Fulfilled by security requirements		
FCS_COP.1/3DES	FCS_CKM.1 or FDP_ITC.1 or FDP_ITC.2	Yes, see comment 3		
	FCS_CKM.4	Yes, see comment 3		
FCS_COP.1/AES	FCS_CKM.1 or FDP_ITC.1 or FDP_ITC.2	Yes, see comment 3		
	FCS_CKM.4	Yes, see comment 3		
	FCS_CKM.4	Yes, see comment 3		
FPT_TST.2	None	see comment 1		
FDP_ACC.1	FDP_ACF.1	Yes		
FDP_ACF.1	FDP_ACC.1 FMT_MSA.3	Yes Yes		
FMT_MSA.3	FMT_MSA.1 FMT_SMR.1	Yes Not required, see comment 2		
FMT_MSA.1	FDP_ACC.1 or FDP_IFC.1 FMT_SMR.1 FMT_SMF.1	Yes see comment 2 Yes		
FMT_SMF.1	None	N/A		
FDP_SDI.1	None	N/A		
FDP_SDI.2	None	N/A		

 Table 17
 Dependency for cryptographic operation requirement



Security Target Lite of M7794 A12 and G12

Security Requirements (ASE_REQ)

Comment 1:

The TOE is already a platform representing the lowest level in a Smartcard. There is no lower or »underlying abstract machine« used by the TOE which can be tested. Therefore, the former dependency to FPT_AMT.1 is fulfilled without further and by that dispensable. CC in the Revision 3 considered this and dropped this dependency. The requirement FPT_TST.2 is satisfied.

End of comment.

Comment 2:

The dependency FMT_SMR.1 introduced by the two components FMT_MSA.1 and FMT_MSA.3 is considered to be satisfied because the access control specified for the intended TOE is not role-based but enforced for each subject. Therefore, there is no need to identify roles in form of a security functional requirement FMT_SMR.1.

End of comment.

Comment 3:

The security functional requirement "Cryptographic operation (FCS_COP.1)" met by the TOE has the following dependencies:

 [FDP_ITC.1 Import of user data without security attributes, or FDP_ITC.2 Import of user data with security attributes or

FCS CKM.1 Cryptographic key generation]

• FCS_CKM.4 Cryptographic key destruction.

The security functional requirement "Cryptographic key management (FCS_CKM)" met by TOE has the following dependencies:

- [FCS_CKM.2 Cryptographic key distribution, or FCS_COP.1 Cryptographic operation]
- FCS_CKM.4 Cryptographic key destruction

These requirements all address the appropriate management of cryptographic keys used by the specified cryptographic function and are not part of [1]. Most requirements concerning key management shall be fulfilled by the environment since the Smartcard Embedded Software is designed for a specific application context and uses the cryptographic functions provided by the TOE.

For the security functional requirement FCS_COP.1/3DES and FCS_COP.1/AES the respective dependency FCS_CKM.4 and [FCS_CKM.1 or FDP_ITC.1 or FDP_ITC.2] has to be fulfilled by the environment.

7.3.2 Rationale of the Assurance Requirements

The chosen assurance level EAL5 and the augmentation with the requirements ALC_DVS.2 and AVA_VAN.5 were chosen in order to meet the assurance expectations explained in the following paragraphs. In Table 15 the different assurance levels are shown as well as the augmentations. The augmentations are in compliance with the Protection Profile.

An assurance level EAL5 with the augmentations ALC_DVS.2 and AVA_VAN.5 are required for this type of TOE since it is intended to defend against highly sophisticated attacks without protective environment. This evaluation assurance package was selected to permit a developer to gain maximum assurance from positive security engineering based on good commercial practices. In order to provide a meaningful level of assurance that the TOE provides an adequate level of defence against such attacks, the evaluators should have access to all information regarding the TOE including the TSF internals, the low level design and source code including the testing of the modular design. Additionally the mandatory technical document [11] shall be taken as a basis for the vulnerability analysis of the TOE.

ALC_DVS.2 Sufficiency of security measures

Development security is concerned with physical, procedural, personnel and other technical measures that may be used in the development environment to protect the TOE.

In the particular case of a Security IC the TOE is developed and produced within a complex and distributed industrial process which must especially be protected. Details about the implementation, (e.g. from design, test and development



Security Requirements (ASE_REQ)

tools as well as Initialization Data) may make such attacks easier. Therefore, in the case of a Security IC, maintaining the confidentiality of the design is very important.

This assurance component is a higher hierarchical component to EAL5 (which only requires ALC_DVS.1). ALC_DVS.2 has no dependencies.

AVA_VAN.5 Advanced methodical vulnerability analysis

Due to the intended use of the TOE, it must be shown to be highly resistant to penetration attacks. This assurance requirement is achieved by AVA_VAN.5.

Independent vulnerability analysis is based on highly detailed technical information. The main intent of the evaluator analysis is to determine that the TOE is resistant to penetration attacks performed by an attacker possessing high attack potential.

AVA_VAN.5 has dependencies to ADV_ARC.1 "Security architecture description", ADV_FSP.2 "Security enforcing functional specification", ADV_TDS.3 "Basic modular design", ADV_IMP.1 "Implementation representation of the TSF", AGD_OPE.1 "Operational user guidance", and AGD_PRE.1 "Preparative procedures".

All these dependencies are satisfied by EAL5.

It has to be assumed that attackers with high attack potential try to attack Security ICs like smartcards used for digital signature applications or payment systems. Therefore, specifically AVA_VAN.5 was chosen in order to assure that even these attackers cannot successfully attack the TOE.



TOE Summary Specification (ASE_TSS)

8 TOE Summary Specification (ASE_TSS)

The product overview is given in Section 2.1. The Security Features are described below and the relation to the security functional requirements is shown.

The TOE is equipped with the following security features to meet the security functional requirements:

Table 18TOE Security Features

SF_DPM	Device Phase Management			
SF_PS	Protection against Snooping			
SF_PMA	Protection against Modification Attacks			
SF_PLA	Protection against Logical Attacks			
SF_CS	Cryptographic Support			

The following description of the security features is a complete representation of the TSF.

8.1 SF_DPM: Device Phase Management

The life cycle of the TOE is split up into several phases. Different operation modes help to protect the TOE during each phase of its lifecycle.

8.2 SF_PS: Protection against Snooping

The TOE uses various means to protect from snooping of memories and busses and prevents single stepping.

8.3 SF_PMA: Protection against Modifying Attacks

This TOE implements protection against modifying attacks of memories, alarm lines and sensors.

8.4 SF_PLA: Protection against Logical Attacks

Memory access of the TOE is controlled by a Memory Management Unit (MMU), which implements different priviledge levels. The MMU decides, whether access to a physical memory location is allowed based on the access rights of the privilege levels

8.5 SF_CS: Cryptographic Support

The TOE is equipped with an asymmetric and a symmetric hardware accelerator and also software modules to support several symmetric and asymmetric cryptographic operations. It further provides random numbers to meet FCS_RNG.1.

8.6 Assignment of Security Functional Requirements to TOE's Security Functionality

The justification and overview of the mapping between security functional requirements (SFR) and the TOE's security functionality (SF) is given in the sections above. The results are shown in Table 19. The security functional requirements are addressed by at least one related security feature.



TOE Summary Specification (ASE_TSS)

Table 19Mapping of SFR and SF

SFR	SF_DPM	SF_PS	SF_PMA	SF_PLA	SF_CS
FAU_SAS.1	х				
FMT_LIM.1	х				
FMT_LIM.2	х				
FDP_ACC.1	х		х	х	
FDP_ACF.1	х		х	х	
FPT_PHP.3	х	х	х	х	х
FDP_ITT.1	х	х	х	х	х
FDP_SDI.1			х		
FDP_SDI.2			х		
FDP_IFC.1		х	х	х	
FMT_MSA.1	х		х	х	
FMT_MSA.3	х		х	х	
FMT_SMF.1	х		х	х	
FRU_FLT.2			х		
FPT_ITT.1	х	х	х		х
FPT_TST.2			х		х
FPT_FLS.1		х	х	х	х
FCS_RNG.1					х
FCS_COP.1/3DES					х
FCS_COP.1/AES					Х



TOE Summary Specification (ASE_TSS)

8.7 Security Requirements are internally Consistent

For this chapter [1] section 6.3.4 can be applied completely.

In addition to the discussion of section 6.3 of [1] the security functional requirement FCS_COP.1 is introduced. The security functional requirements required to meet the security objectives O.Leak-Inherent, O.Phys-Probing, O.Malfunction, O.Phys-Manipulation and O.Leak-Forced also protect the cryptographic algorithms implemented according to the security functional requirement FCS_COP.1. Therefore, these security functional requirements support the secure implementation and operation of FCS_COP.1.

The functional requirement FPT_TST.2 requires further protection to prevent manipulation of test results, while checking the security functions of the TOE..An attacker could aim to switch off or disturb certain sensors or filters and prevent the detection of distortion by blocking the correct operation of FPT_TST.2. The security functional requirements required to meet the security objectives O.Leak-Inherent, O.Phys-Probing, O.Malfunction, O.Phys-Manipulation and O.Leak-Forced also protect the security functional requirement FPT_TST.2. Therefore, the related security functional requirements support the secure implementation and operation of FPT_TST.2.

The requirement FPT_TST.2 allows testing of some security mechanisms by the Smartcard Embedded Software after delivery.

The implemented privilege level concept represents the area based memory access protection enforced by the MMU. As an attacker could attempt to manipulate the level concept as defined and present in the TOE, the functional requirement FDP_ACC.1 and the related other requirements have to be protected. The security functional requirements necessary to meet the security objectives O.Leak-Inherent, O.Phys-Probing, O.Malfunction, O.Phys-Manipulation and O.Leak-Forced also protect the area based memory access control function implemented according to the security functional requirement described in the security functional requirement FDP_ACC.1 with reference to the Memory Access Control Policy and details given in FDP_ACF.1. Therefore, those security functional requirements support the secure implementation and operation of FDP_ACF.1 with its dependent security functional requirements.

The requirement FDP_SDI.2.1 allows detection of integrity errors of data stored in memory. FDP_SDI.2.2 in addition allows correction of one bit errors or taking further action. Both meet the security objective O.Malfunction. The requirements FRU_FLT.2, FPT_FLS.1, and FDP_ACC.1 which also meet this objective are independent from FDP_SDI.2 since they deal with the observation of the correct operation of the TOE and not with the memory content directly.



Literature

9 Literature

- [1] Security IC Platform Protection Profile, Version 1.0, 15.06.2007, BSI-PP-0035-2007
- [2] Common Criteria for Information Technology Security Evaluation Part 1: Introduction and General Model; Version 3.1 Revision 5 April 2017, CCMB-2017-04-001
- [3] Common Criteria for Information Technology Security Evaluation Part 2: Security Functional Requirements; Version 3.1 Revision 5 April 2017, CCMB-2017-04-002
- [4] Common Criteria for Information Technology Security Evaluation Part 3: Security Assurance Requirements; Version 3.1 Revision 5 April 2017, CCMB-2017-04-003
- [5] Status report, List of all available user guidance
- [6] Functionality classes and evaluation methodology for physical random number generators AIS31, Version 3.0, 05.15.2013
- [7] M7794 Hardware Reference Manual
- [11] Joint Interpretation Library, Application of Attack Potential to Smartcards and Similar Devices, Version 3.1, June 2020
- [12] SLE77 Controller Family Errata Sheet
- [13] SLE 70 Programmer's Reference Manual
- [14] NIST: FIPS publication 186-4: Digital Signature Standard (DSS), September 2013
- [15] IETF: RFC 5639, Elliptic Curve Cryptography (ECC) Brainpool Standard Curves and Curve Generation, March 2010, http://www.ietf.org/rfc/rfc5639.txt
- [18] SLx 70 Family Production and Personalization User's Manual
- [19] NIST Special Publication 800-67, Revision 1, 2012-01
- [20] U.S. Department of Commerce, National Institute of Standards and Technology, Information Technology Laboratory (ITL), Advanced Encryption Standard (AES), FIPS PUB 197
- [21] PKCS #1: RSA Cryptography Standard, v2.1, June 14, 2002, RSA Laboratories
- [22] American National Standard for Financial Services ANS X9.62-2005, Public Key Cryptography for the Financial Services Industry, The Elliptic Curve Digital Signature Algorithm (ECDSA), November 16, 2005, American National Standards Institute
- [23] American National Standard for Financial Services X9.63-2001, Public Key Cryptography for the Financial Services Industry: Key Agreement and Key Transport Using Elliptic Curve Cryptography, November 20, 2001, American National Standards Institute
- [24] Act on the Federal Office for Information Security (BSI-Gesetz BSIG) of 14th of August 2009, Bundesgesetzblatt I p. 2821
- [25] SP 800-38A, Recommendations for Block Cipher Modes of Operation, Methods and Techniques, December 2001
- [26] ISO/IEC 97971: 2011, Information technology Security techniques Message Authentication Codes (MACs) Part 1 Mechanisms using block cipher, 2011-03-01

Note that the versions of these documents are listed in the certification report



List of Abbreviations

10 List of Abbreviations

- AES Advanced Encryption Standard
- AIS31 "Anwendungshinweise und Interpretationen zu ITSEC und CC Funktionalitätsklassen und Evaluationsmethodologie für physikalische Zufallszahlengeneratoren"
- API Application Programming Interface
- ATR Answer to Reset
- CC Common Criteria
- CI Chip Identification Mode (STS-CI)
- GCIM Generic Chip Identification Mode
- CPU Central Processing Unit
- CRC Cyclic Redundancy Check
- Crypto2304T Asymmetric Cryptographic Processor
- CRT Chinese Reminder Theorem
- DPA Differential Power Analysis
- DFA Differential Failure Analysis
- EC Elliptic Curve
- ECC Error Correction Code
- EDC Error Detection Code

EEPROM Electrically Erasable and Programmable Read Only Memory

- EMA Electro magnetic analysis
- Flash Flash Memory
- HW Hardware
- IC Integrated Circuit
- ICO Internal Clock Oscillator
- ID Identification
- IMM Interface Management Module
- ITP Interrupt and Peripheral Event Channel Controller
- I/O Input/Output
- IRAM Internal Random Access Memory
- ITSEC Information Technology Security Evaluation Criteria
- M Mechanism
- MED Memory Encryption and Decryption
- MMU Memory Management Unit
- O Object
- OS Operating system
- PEC Peripheral Event Channel
- PRNG Pseudo Random Number Generator
- PROM Programmable Read Only Memory
- RAM Random Access Memory
- RMS Resource Management System
- RNG Random Number Generator
- ROM Read Only Memory
- RSA Rives-Shamir-Adleman Algorithm
- SAM Service Algorithm Minimal



List of Abbreviations

- SCP Symmetric Cryptographic Processor
- TSC TOE Security Functions Control
- TSF TOE Security Functionality
- UART Universal Asynchronous Receiver/Transmitter
- UM User Mode (STS)
- UMSLC User mode Security Life Control
- WDT Watch Dog Timer
- XRAM eXtended Random Access Memory
- 3DES Triple DES Encryption Standard



Glossary

11 Glossary

Application Program/Data

Central Processing Unit Chip Identification Data Generic Chip Identification Mode

Memory Encryption and Decryption

Microprocessor Object

Operating System Programmable Read Only Memory

Random Access Memory Random Number Generator Read Only Memory Resource Management System

Self Test Software

Security Function Security Target SmartCard Software

Subject Target of Evaluation Test Mode

Threat User Mode Software which implements the actual TOE functionality provided for the user or the data required for that purpose Logic circuitry for digital information processing Data to identify the TOE Operational status phase of the TOE, in which actions for identifying the individual chip by transmitting the Chip Identification Data take place Method of encoding/decoding data transfer between CPU and memory Memory Hardware part containing digital information (binary data) CPU with peripherals Physical or non-physical part of a system which contains information and is acted upon by subjects Software which implements the basic TOE actions necessary for operation Non-volatile memory which can be written once and then only permits read operations Volatile memory which permits write and read operations Hardware part for generating random numbers Non-volatile memory which permits read operations only Part of the firmware containing NVM programming routines, AIS31 testbench etc. Part of the firmware with routines for controlling the operating state and testing the TOE hardware Part(s) of the TOE used to implement part(s) of the security objectives Description of the intended state for countering threats Plastic card in credit card format with built-in chip Information (non-physical part of the system) which is required to implement functionality in conjunction with the hardware (program code) Entity, generally in the form of a person, who performs actions Product or system which is being subjected to an evaluation Operational status phase of the TOE in which actions to test the TOE hardware take place Action or event that might prejudice security Operational status phase of the TOE in which actions intended for the user takes place